

PowerPC Microprocessor Family: Vector/SIMD Multimedia Extension Technology Programming Environments Manual

Version 2.06

August 22, 2005



© Copyright International Business Machines Corporation 1998, 2003, 2004, 2005

All Rights Reserved Printed in the United States of America August-2005

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBMIBM LogoPowerPCPowerPC Architecture

Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this documents, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at **ibm.com** 

The IBM semiconductor solutions home page can be found ibm.com/chips

vector\_simd\_pem\_title.fm.2.06 August 22, 2005



# Contents

Contents	3
List of Tables	7
List of Figures	9
About This Book	
Audience	
Organization	
Suggested Reading	
General Information	. 17
PowerPC Documentation	. 17
Conventions	. 19
Acronyms and Abbreviations	. 20
Terminology Conventions	. 22
1. Overview	
1.1 Vector Processing Technology Overview	
1.1.1 64-Bit Vector Processing Technology and the 32-Bit Subset	
1.1.2 Levels of the Vector ISA	
1.1.3 Features Not Defined by the Vector ISA	
1.2 Vector Processing Architectural Model	
1.2.1 Vector Registers and Programming Model	
1.2.2 Operand Conventions	
1.2.2.1 Byte Ordering	
1.2.2.2 Floating-Point Conventions	
1.2.3 Vector Addressing Modes 1.2.4 Vector Instruction Set	
1.2.5 Vector Cache Model	
1.2.6 Vector Exception Model	
1.2.7 Memory Management Model	
2. Vector Register Set	33
2.1 Overview of the Vector and PowerPC Registers	33
2.2 Registers Defined by Vector ISA	35
2.2.1 Vector Register File (VRF)	
2.2.2 Vector Status and Control Register (VSCR)	
2.2.3 VRSAVE Register (VRSAVE)	
2.3 Additions to the PowerPC UISA Registers	39
2.3.1 PowerPC Condition Register	39
2.4 Additions to the PowerPC OEA Registers	
2.4.1 VPU Bit in the PowerPC Machine State Register (MSR)	
2.4.2 Machine Status Save/Restore Registers (SRR)	41
2.4.2.1 Machine Status Save/Restore Register 0 (SRR0)	
2.4.2.2 Machine Status Save/Restore Register 1 (SRR1)	. 42

3.	Operand Conventions	43
	3.1 Data Organization in Memory	. 43
	3.1.1 Aligned and Misaligned Accesses	
	3.1.2 VPU Byte Ordering	
	3.1.2.1 Big-Endian Byte Ordering	
	3.1.2.2 Little-Endian Byte Ordering	
	3.1.3 Quadword Byte Ordering Example	
	3.1.4 Aligned Scalars in Little-Endian Mode	
	3.1.5 Vector Register and Memory Access Alignment	
	3.1.6 Quadword Data Alignment	
	3.1.6.1 Accessing a Misaligned Quadword in Big-Endian Mode	
	3.1.6.2 Accessing a Misaligned Quadword in Little-Endian Mode	. 51
	3.1.6.3 Scalar Loads and Stores	
	3.1.6.4 Misaligned Scalar Loads and Stores	. 52
	3.1.7 Mixed-Endian Systems	. 52
	3.2 Vector Floating-Point Instructions—UISA	
	3.2.1 Floating-Point Modes	
	3.2.1.1 Java Mode	
	3.2.1.2 Non-Java Mode	. 54
	3.2.2 Floating-Point Infinities	. 54
	3.2.3 Floating-Point Rounding	. 54
	3.2.4 Floating-Point Exceptions	
	3.2.4.1 NaN Operand Exception	. 55
	3.2.4.2 Invalid Operation Exception	. 56
	3.2.4.3 Zero Divide Exception	. 56
	3.2.4.4 Log of Zero Exception	. 56
	3.2.4.5 Overflow Exception	. 56
	3.2.4.6 Underflow Exception	. 57
	3.2.5 Floating-Point NaNs	. 57
	3.2.5.1 NaN Precedence	. 57
	3.2.5.2 SNaN Arithmetic	
	3.2.5.3 QNaN Arithmetic	
	3.2.5.4 NaN Conversion to Integer	. 58
	3.2.5.5 NaN Production	. 58
4.	Addressing Modes and Instruction Set Summary	
	4.1 Conventions	
	4.1.1 Execution Model	
	4.1.2 Computation Modes	
	4.1.3 Classes of Instructions	
	4.1.4 Memory Addressing	
	4.1.4.1 Memory Operands	
	4.1.4.2 Effective Address Calculation	. 61
	4.2 Vector UISA Instructions	. 62
	4.2.1 Vector Integer Instructions	. 62
	4.2.1.1 Saturation Detection	
	4.2.1.2 Vector Integer Arithmetic Instructions	. 63
	4.2.1.3 Vector Integer Compare Instructions	. 68
	4.2.1.4 Vector Integer Logical Instructions	
	4.2.1.5 Vector Integer Rotate and Shift Instructions	. 70

	4.2.2 Vector Floating-Point Instructions	71
	4.2.2.1 Floating-Point Division and Square-Root	
	4.2.2.2 Floating-Point Arithmetic Instructions	
	4.2.2.3 Vector Floating-Point Multiply-Add Instructions	
	4.2.2.4 Vector Floating-Point Rounding and Conversion Instructions	
	4.2.2.5 Vector Floating-Point Compare Instructions	
	4.2.2.6 Vector Floating-Point Estimate Instructions	
	4.2.3 Vector Load and Store Instructions	
	4.2.3.1 Alignment	
	4.2.3.2 Vector Load and Store Address Generation	
	4.2.3.3 Vector Load Instructions	80
	4.2.3.4 Vector Store Instructions	82
	4.2.4 Control Flow	82
	4.2.5 Vector Permutation and Formatting Instructions	82
	4.2.5.1 Vector Pack Instructions	
	4.2.5.2 Vector Unpack Instructions	84
	4.2.5.3 Vector Merge Instructions	85
	4.2.5.4 Vector Splat Instructions	86
	4.2.5.5 Vector Permute Instructions	86
	4.2.5.6 Vector Select Instruction	87
	4.2.5.7 Vector Shift Instructions	87
	4.2.6 Processor Control Instructions—UISA	89
	4.2.6.1 Vector Status and Control Register Instructions	89
	4.3 Vector VEA Instructions	
	4.3.1 Memory Control Instructions—VEA	90
	4.3.2 User-Level Cache Instructions—VEA	90
	4.3.3 Recommended Simplified Mnemonics	93
5. (	Cache, Exceptions, and Memory Management	95
	5.1 PowerPC Shared Memory	95
	5.1.1 PowerPC Memory Access Ordering	
	5.2 VPU Memory Bandwidth Management	
	5.2.1 Software-Directed Prefetch	
	5.2.1.1 Data Stream Touch (dst)	
	5.2.1.2 Transient Streams (dstt)	
	5.2.1.3 Storing to Streams (dstst)	
	5.2.1.4 Stopping Streams (dss)	
	5.2.1.5 Exception Behavior of Prefetch Streams	
	5.2.1.6 Synchronization Behavior of Streams	
	5.2.1.7 Address Translation for Streams	101
	5.2.1.8 Stream Usage Notes	
	5.2.1.9 Stream Implementation Assumptions	103
	5.2.2 Prioritizing Cache Block Replacement	
	5.2.3 Partially Executed Vector Instructions	103
	5.3 DSI Exception—Data Address Breakpoint	104
	5.4 VPU Unavailable Exception (0x00F20)	



6. Vector Processing Instructions	107
6.1 Instruction Formats	107
6.1.1 Instruction Fields	107
6.1.2 Notation and Conventions	108
6.2 Vector Instruction Set	113
Appendix A. Vector Processing Instruction Set Listings	
A.1 Instructions Sorted by Mnemonic	283
A.2 Instructions Sorted by Opcode	288
A.3 Instructions Sorted by Form	293
A.4 Instruction Set Legend	
Glossary	305
Revision Log	



# **List of Tables**

Table i.	Acronyms and Abbreviated Terms	20
Table ii.	Terminology Conventions	22
Table iii.	Instruction Field Conventions	22
Table 2-1.	VSCR Field Descriptions	37
Table 2-2.	VRSAVE Bit Settings	38
Table 2-3.	CR6 Field Bit Settings for Vector Compare Instructions	39
Table 2-5.	MSR Bit Settings	40
Table 2-4.	MSR Bit Settings Affected by the VPU	41
Table 3-1.	Memory Operand Alignment	43
Table 3-2.	Effective Address Modifications	46
Table 3-3.	Quadword Load in Memory	47
Table 3-4.	Quadword Load with Munged Little-Endian Applied	47
Table 4-1.	Vector Integer Arithmetic Instructions	63
Table 4-2.	CR6 Field Bit Settings for Vector Integer Compare Instructions	68
Table 4-3.	Vector Integer Compare Instructions	69
Table 4-4.	Vector Integer Logical Instructions	
Table 4-5.	Vector Integer Rotate Instructions	70
Table 4-6.	Vector Integer Shift Instructions	71
Table 4-7.	Floating-Point Arithmetic Instructions	73
Table 4-8.	Vector Floating-Point Multiply-Add Instructions	74
Table 4-9.	Vector Floating-Point Rounding and Conversion Instructions	75
Table 4-10.	Common Mathematical Predicates	76
Table 4-11.	Other Useful Predicates	76
Table 4-12.	Vector Floating-Point Compare Instructions	77
Table 4-13.	Vector Floating-Point Estimate Instructions	78
Table 4-14.	Effective Address Alignment	79
Table 4-15.	Vector Load Instructions	
Table 4-16.	Vector Load Instructions Supporting Alignment	81
Table 4-17.	Vector Store Instructions	82
Table 4-18.	Vector Pack Instructions	83
Table 4-19.	Vector Unpack Instructions	84
Table 4-20.	Vector Merge Instructions	85
Table 4-21.	Vector Splat Instructions	
Table 4-22.	Vector Permute Instruction	86
Table 4-23.	Vector Select Instruction	87
Table 4-24.	Vector Shift Instructions	87



Table 4-25.	Coding Various Shifts and Rotates with the vsidoi Instruction	
Table 4-26.	Move to/from Condition Register Instructions	89
Table 4-27.	User-Level Cache Instructions	91
Table 4-28.	Simplified Mnemonics for Data Stream Touch (dst)	93
Table 5-1.	VPU Unavailable Exception—Register Settings	104
Table 5-2.	Exception Priorities (Synchronous/Precise Exceptions)	
Table 6-1.	Instruction Syntax Conventions	
Table 6-2.	Notation and Conventions	
Table 6-3.	Instruction Field Conventions	112
Table 6-4.	Precedence Rules	112
Table 6-5.	vexptefp Operation with Various Values of Element vB	172
Table 6-6.	vlogefp with Special Values	174
Table 6-7.	vrefp—Special Values of the Eement in vB	227
Table 6-8.	vrsqrtefp—Special Values	236
Table A-1.	Complete Instruction List Sorted by Mnemonic	
Table A-2.	Instructions Sorted by Opcode	
Table A-3.	VA-Form	293
Table A-4.	VX-Form	294
Table A-5.	X-Form	298
Table A-6.	VXR-Form	299
Table A-7.	Vector Instruction Set Legend	



# **List of Figures**

Figure 1-1.	High Level Structural Overview of PowerPC with Vector Processing Technology	25
Figure 1-2.	Vector /SIMD Multimedia Extension Top-Level Diagram	
Figure 1-3.	Big-Endian Byte Ordering for a Vector Register	
Figure 1-4.	Intraelement Example, vaddsws	30
Figure 1-5.	Interelement Example, vperm	30
Figure 2-1.	Programming Model—All Registers	34
Figure 2-2.	Vector Register File	35
Figure 2-3.	Vector Status and Control Register (VSCR)	36
Figure 2-4.	VSCR Moved to a Vector Register	36
Figure 2-5.	Saving/Restoring the Vector Context Register (VRSAVE)	38
Figure 2-6.	Condition Register (CR)	39
Figure 2-7.	Machine State Register (MSR)	40
Figure 2-8.	Machine Status Save/Restore Register 0 (SRR0)	41
Figure 2-9.	Machine Status Save/Restore Register 1 (SRR1)	42
Figure 3-1.	Big-Endian Mapping of a Quadword	45
Figure 3-2.	Little-Endian Mapping of a Quadword	45
Figure 3-3.	Little-Endian Mapping of Quadword—Alternate View	45
Figure 3-4.	Quadword Load in Memory and with Munged Little-Endian Applied	47
Figure 3-5.	VPU Little Endian Swap	47
Figure 3-6.	Misaligned Vector in Big-Endian Mode	49
Figure 3-7.	Misaligned Vector in Little-Endian Addressing Mode	49
Figure 3-8.	Big-Endian Quadword Alignment	49
Figure 3-9.	Little-Endian Alignment	51
Figure 4-1.	Register Indirect with Index Addressing for Loads/Stores	79
Figure 5-1.	Format of rB in dst Instruction	97
Figure 5-2.	Data Stream Touch	98
Figure 6-2.	vaddsbs— Add Saturating Sixteen Signed Integer Elements	113
Figure 6-1.	Format for Instruction Description Page	113
Figure 6-3.	dst—Data Stream Touch	115
Figure 6-4.	dstst-Data Stream Touch for Store	117
Figure 6-5.	Effects of Example Load/Store Instructions	120
Figure 6-6.	Load Vector for Shift Left	123
Figure 6-7.	Instruction vperm Used in Aligning Data	124
Figure 6-8.	vaddcuw—Determine Carries of Four Unsigned Integer Adds	135
Figure 6-9.	vaddfp—Add Four Floating-Point Elements	136
Figure 6-10.	vaddsbs — Add Saturating Sixteen Signed Integer Elements	137



Figure 6-11.	vaddshs — Add Saturating Eight Signed Integer Elements	138
Figure 6-12.	vaddsws—Add Saturating Four Signed Integer Elements	139
Figure 6-13.	vaddubm—Add Sixteen Integer Elements	140
Figure 6-14.	vaddubs—Add Saturating Sixteen Unsigned Integer Elements	141
Figure 6-15.	vadduhm—Add Eight Integer Elements	142
Figure 6-16.	vadduhs—Add Saturating Eight Unsigned Integer Elements	143
Figure 6-17.	vadduwm—Add Four Integer Elements	144
Figure 6-18.	vadduws—Add Saturating Four Unsigned Integer Elements	145
Figure 6-19.	vand—Logical Bitwise AND	146
Figure 6-20.	vandc—Logical Bitwise AND with Complement	147
Figure 6-21.	vavgsb — Average Sixteen Signed Integer Elements	148
Figure 6-22.	vavgsh—Average Eight Signed Integer Elements	149
Figure 6-23.	vavgsw — Average Four Signed Integer Elements	150
Figure 6-24.	vavgub—Average Sixteen Unsigned Integer Elements	151
Figure 6-25.	vavgsh — Average Eight Signed Integer Elements	152
Figure 6-26.	vavguw—Average Four Unsigned Integer Elements	153
Figure 6-27.	vcfsx—Convert Four Signed Integer Elements to Four Floating-Point Elements	154
Figure 6-28.	vcfux—Convert Four Unsigned Integer Elements to Four Floating-Point Elements	155
Figure 6-29.	vcmpbfp—Compare Bounds of Four Floating-Point Elements	157
Figure 6-30.	vcmpeqfp—Compare Equal of Four Floating-Point Elements	158
Figure 6-31.	vcmpequb—Compare Equal of Sixteen Integer Elements	159
Figure 6-32.	vcmpequh—Compare Equal of Eight Integer Elements	160
Figure 6-33.	vcmpequw—Compare Equal of Four Integer Elements	161
Figure 6-34.	vcmpgefp—Compare Greater-Than-or-Equal of Four Floating-Point Elements	162
Figure 6-35.	vcmpgtfp—Compare Greater-Than of Four Floating-Point Elements	163
Figure 6-36.	vcmpgtsb—Compare Greater-Than of Sixteen Signed Integer Elements	164
Figure 6-37.	vcmpgtsh—Compare Greater-Than of Eight Signed Integer Elements	165
Figure 6-38.	vcmpgtsw—Compare Greater-Than of Four Signed Integer Elements	166
Figure 6-39.	vcmpgtub—Compare Greater-Than of Sixteen Unsigned Integer Elements	167
Figure 6-40.	vcmpgtuh—Compare Greater-Than of Eight Unsigned Integer Elements	168
Figure 6-41.	vcmpgtuw—Compare Greater-Than of Four Unsigned Integer Elements	169
Figure 6-42.	vctsxs—Convert Four Floating-Point Elements to Four Signed Integer Elements	170
Figure 6-43.	vctuxs—Convert Four Floating-Point Elements to Four Unsigned Integer Elements	171
Figure 6-44.	vexptefp—2 Raised to the Exponent Estimate Floating-Point for Four Floating-Point Elements	173
Figure 6-45	vexptefp—Log2 Estimate Floating-Point for Four Floating-Point Elements	
•	vmaddfp—Multiply-Add Four Floating-Point Elements	
-	vmaxfp—Maximum of Four Floating-Point Elements	
	vmaxsb—Maximum of Sixteen Signed Integer Elements	



-	vmaxsh—Maximum of Eight Signed Integer Elements	
Figure 6-50.	vmaxsw—Maximum of Four Signed Integer Elements	180
Figure 6-51.	vmaxub—Maximum of Sixteen Unsigned Integer Elements	181
Figure 6-52.	vmaxuh—Maximum of Eight Unsigned Integer Elements	182
Figure 6-53.	vmaxuw—Maximum of Four Unsigned Integer Elements	183
Figure 6-54.	vmhaddshs—Multiply-High and Add Eight Signed Integer Elements	184
Figure 6-55.	vmhraddshs—Multiply-High Round and Add Eight Signed Integer Elements (16-Bit)	185
Figure 6-56.	vminfp—Minimum of Four Floating-Point Elements	186
Figure 6-57.	vminsb—Minimum of Sixteen Signed Integer Elements	187
Figure 6-58.	vminsh—Minimum of Eight Signed Integer Elements	188
Figure 6-59.	vminsw—Minimum of Four Signed Integer Elements	189
Figure 6-60.	vminub—Minimum of Sixteen Unsigned Integer Elements	190
Figure 6-61.	vminuh—Minimum of Eight Unsigned Integer Elements	191
Figure 6-62.	vminuw—Minimum of Four Unsigned Integer Elements	192
Figure 6-63.	vmladduhm—Multiply-Add of Eight Integer Elements	193
Figure 6-64.	vmrghb—Merge Eight High-Order Elements	194
Figure 6-65.	vmrghh—Merge Four High-Order Elements	195
Figure 6-66.	vmrghw—Merge Four High-Order Elements	196
Figure 6-67.	vmrglb—Merge Eight Low-Order Elements	197
Figure 6-68.	vmrglh—Merge Four Low-Order Elements	198
Figure 6-69.	vmrglw—Merge Four Low-Order Elements	199
Figure 6-70.	vmsummbm—Multiply-Sum of Integer Elements	200
Figure 6-71.	vmsumshm—Multiply-Sum of Signed Integer Elements	201
Figure 6-72.	vmsumshs—Multiply-Sum of Signed Integer Elements	202
Figure 6-73.	vmsumubm—Multiply-Sum of Unsigned Integer Elements	203
Figure 6-74.	vmsumuhm—Multiply-Sum of Unsigned Integer Elements	204
Figure 6-75.	vmsumuhs—Multiply-Sum of Unsigned Integer Elements	205
Figure 6-76.	vmulesb—Even Multiply of Eight Signed Integer Elements	206
Figure 6-77.	vmulesb—Even Multiply of Four Signed Integer Elements	207
Figure 6-78.	vmuleub—Even Multiply of Eight Unsigned Integer Elements	208
Figure 6-79.	vmuleuh—Even Multiply of Four Unsigned Integer Elements	209
Figure 6-80.	vmulosb—Odd Multiply of Eight Signed Integer Elements	210
Figure 6-81.	vmuleuh—Odd Multiply of Four Unsigned Integer Elements	211
Figure 6-82.	vmuloub—Odd Multiply of Eight Unsigned Integer Elements	212
Figure 6-83.	vmulouh—Odd Multiply of Four Unsigned Integer Elements	213
Figure 6-84.	vnmsubfp—Negative Multiply-Subtract of Four Floating-Point Elements	214
Figure 6-85.	vnor—Bitwise NOR of 128-Bit Vector	215
-	vor—Bitwise OR of 128-Bit Vector	
Figure 6-87.	vperm—Concatenate Sixteen Integer Elements	217



Figure 6-88.	vpkpx—Pack Eight Elements (32-Bit) to Eight Elements (16-Bit)	218
Figure 6-89.	vpkshus—Pack Sixteen Signed Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)	220
Figure 6-90.	vpkswss—Pack Eight Signed Integer Elements (32-Bit) to Eight Signed Integer Elements (16-Bit)	
Figure 6-91.	vpkswus—Pack Eight Signed Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)	
Figure 6-92.	<b>vpkuhum</b> —Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)	
Figure 6-93.	vpkuhus—Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)	
Figure 6-94.	<b>vpkuwum</b> —Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)	
Figure 6-95.	<b>vpkuwum</b> —Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)	
Figure 6-96.	vrefp—Reciprocal Estimate of Four Floating-Point Elements	228
- Figure 6-97.	vrfim— Round to Minus Infinity of Four Floating-Point Integer Elements	229
Figure 6-98.	vrfin-Nearest Round to Nearest of Four Floating-Point Integer Elements	230
Figure 6-99.	vrfip—Round to Plus Infinity of Four Floating-Point Integer Elements	231
Figure 6-100.	vrfiz—Round-to-Zero of Four Floating-Point Integer Elements	232
Figure 6-101.	vrlb—Left Rotate of Sixteen Integer Elements	233
Figure 6-102.	vrlh—Left Rotate of Eight Integer Elements	234
Figure 6-103.	vrlw—Left Rotate of Four Integer Elements	235
Figure 6-104.	vrsqrtefp—Reciprocal Square Root Estimate of Four Floating-Point Elements	236
Figure 6-105	vsel—Bitwise Conditional Select of Vector Contents	237
Figure 6-106	vsl—Shift Bits Left in Vector	238
Figure 6-107.	vslb—Shift Bits Left in Sixteen Integer Elements	239
Figure 6-108	vsldoi—Shift Left by Bytes Specified	240
Figure 6-109	vslh—Shift Bits Left in Eight Integer Elements	241
Figure 6-110.	vslo—Left Byte Shift of Vector	242
Figure 6-111.	vslw—Shift Bits Left in Four Integer Elements	243
Figure 6-112.	vspltb—Copy Contents to Sixteen Elements	244
Figure 6-113	vsplth—Copy Contents to Eight Elements	245
Figure 6-114.	vspltisb—Copy Value into Sixteen Signed Integer Elements	246
Figure 6-115.	vspltish—Copy Value to Eight Signed Integer Elements	247
Figure 6-116	vspltisw—Copy Value to Four Signed Elements	248
Figure 6-117.	vspltw—Copy contents to Four Elements	249
Figure 6-118	vsr—Shift Bits Right for Vectors	251
Figure 6-119	vsrab—Shift Bits Right in Sixteen Integer Elements	252
Figure 6-120.	vsrah—Shift Bits Right for Eight Integer Elements	253
Figure 6-121.	vsraw—Shift Bits Right in Four Integer Elements	254



Figure 6-122. vsrb—Shift Bits Right in Sixteen Integer Elements	5
Figure 6-123. vsrh—Shift Bits Right for Eight Integer Elements	6
Figure 6-124. vsro—Vector Shift Right Octet	7
Figure 6-125. vsrw—Shift Bits Right in Four Integer Elements	8
Figure 6-126. vsubcuw—Subtract Carryout of Four Unsigned Integer Elements	9
Figure 6-127. vsubfp—Subtract Four Floating Point Elements	0
Figure 6-128. vsubsbs—Subtract Sixteen Signed Integer Elements	1
Figure 6-129. vsubshs—Subtract Eight Signed Integer Elements	2
Figure 6-130. vsubsws—Subtract Four Signed Integer Elements	3
Figure 6-131. vsububm—Subtract Sixteen Integer Elements	4
Figure 6-132. vsububs—Subtract Sixteen Unsigned Integer Elements	5
Figure 6-133. vsubuhm—Subtract Eight Integer Elements	6
Figure 6-134. vsubuhs—Subtract Eight Signed Integer Elements	7
Figure 6-135. vsubuwm—Subtract Four Integer Elements	8
Figure 6-136. vsubuws—Subtract Four Signed Integer Elements	9
Figure 6-137. vsumsws—Sum Four Signed Integer Elements	0
Figure 6-138. vsum2sws—Two Sums in the Four Signed Integer Elements	1
Figure 6-139. vsum4sbs—Four Sums in the Integer Elements	2
Figure 6-140. vsum4shs—Four Sums in the Integer Elements	3
Figure 6-141. vsum4ubs—Four Sums in the Integer Elements	4
Figure 6-142. vupkhpx—Unpack High-Order Elements (16 bit) to Elements (32-Bit)	5
Figure 6-143. vupkhsb—Unpack HIgh-Order Signed Integer Elements (8-Bit) to Signed	
Integer Elements (16-Bit)276	6
Figure 6-144. vupkhsh—Unpack Signed Integer Elements (16-Bit) to Signed Integer Elements (32-Bit) 277	7
Figure 6-145. vupklpx—Unpack Low-order Elements (16-Bit) to Elements (32-Bit)	8
Figure 6-146. vupklsb—Unpack Low-Order Elements (8-Bit) to Elements (16-Bit)	9
Figure 6-147. <b>vupkish</b> —Unpack Low-Order Signed Integer Elements (16-Bit) to Signed	~
Integer Elements (32-Bit)	
Figure 6-148. vxor—Bitwise XOR (128-Bit)	1





# **About This Book**

The primary objective of this manual is to help programmers provide software that is compatible with the family of PowerPC<sup>™</sup> processors using the vector/SIMD multimedia extension (vector processing) technology. This book describes how the vector processing technology relates to the 64-bit portion of the PowerPC Architecture.

To locate any published errata or updates for this document, refer to the website at http:///www.ibm.com./chips.

The Vector/SIMD Multimedia Extension Techonology Programming Environments Manual (Vector Processing PEM) is used as a reference guide for programmers. The Vector Processing PEM provides a description that includes the instruction format and figures to help in understanding how each instruction works.

Because it is important to distinguish between the levels of the PowerPC Architecture in order to ensure compatibility across multiple platforms, those distinctions are shown clearly throughout this book. Most of the discussions on the vector processing technology are at the UISA level.

This document stays consistent with the PowerPC Architecture in referring to three levels, or programming environments, which are as follows:

- PowerPC user instruction set architecture (UISA)—The UISA defines the level of the architecture to
  which user-level software should conform. The UISA defines the base user-level instruction set, userlevel registers, data types, memory conventions, and the memory and programming models seen by
  application programmers.
- PowerPC virtual environment architecture (VEA)—The VEA, which is the smallest component of the PowerPC Architecture, defines additional user-level functionality that falls outside typical user-level software requirements. The VEA describes the memory model for an environment in which multiple processors or other devices can access external memory, and defines aspects of the cache model and cache control instructions from a user-level perspective. The resources defined by the VEA are particularly useful for optimizing memory accesses and for managing resources in an environment in which other processors and other devices can access external memory.

Implementations that conform to the PowerPC VEA also adhere to the UISA, but may not necessarily adhere to the OEA.

• PowerPC operating environment architecture (OEA)—The OEA defines supervisor-level resources typically required by an operating system. The OEA defines the PowerPC memory management model, supervisor-level registers, and the exception model.

Implementations that conform to the PowerPC OEA also conform to the PowerPC UISA and VEA.

For ease in reference, this book and the processor user's manuals have arranged the architecture information into topics that build upon one another, beginning with a description and complete summary of registers and instructions (for all three environments) and progressing to more specialized topics such as the cache, exception, and memory management models. As such, chapters may include information from multiple levels of the architecture but when discussing OEA and VEA, this will be noted in the text.

It is beyond the scope of this manual to describe individual vector processing technology implementations on PowerPC processors. It must be kept in mind that each PowerPC processor is unique in its implementation of the vector technology.



The information in this book is subject to change without notice, as described in the disclaimers on the title page of this book. As with any technical documentation, it is the readers' responsibility to be sure they are using the most recent version of the documentation. For more information, contact your sales representative or visit our web site at: http:///www.ibm.com/chips.

### Audience

This manual is intended for system software and hardware developers and application programmers who want to develop products using the vector/SIMD multimedia technology extension to the PowerPC processors in general. It is assumed that the reader understands operating systems, microprocessor system design, and the basic principles of RISC processing.

This book describes how the vector processing technology interacts with the 64-bit portion of the PowerPC Architecture.

## Organization

Following is a summary and a brief description of the major sections of this manual:

- *Chapter 1, Overview* is useful for those who want a general understanding of the features and functions of the vector processing technology. This chapter provides an overview of how the vector technology defines the register set, operand conventions, addressing modes, instruction set, cache model, and exception model.
- Chapter 2, Vector Register Set is useful for software engineers who need to understand the PowerPC programming model for the three programming environments. The chapter also discusses the functionality of the vector processing technology registers and how they interact with the other PowerPC registers.
- Chapter 3, Operand Conventions describes how the vector technology interacts with the PowerPC conventions for storing data in memory, including information regarding alignment, single-precision floatingpoint conventions, and big and little-endian byte ordering.
- Chapter 4, Addressing Modes and Instruction Set Summary provides an overview of the vector processing technology addressing modes and a brief description of the vector processing technology instructions organized by function.
- Chapter 5, Cache, Exceptions, and Memory Management provides a discussion of the cache and memory model defined by the VEA and aspects of the cache model that are defined by the OEA. It also describes the exception model defined in the UISA.
- Chapter 6, Vector Processing Instructions functions as a handbook for the vector instruction set. Instructions are sorted by mnemonic. Each instruction description includes the instruction formats and figures where it helps in understanding what the instruction does.
- Appendix A., Vector Processing Instruction Set Listings lists all the vector instructions. Instructions are grouped according to mnemonic, opcode, and form.
- This manual also includes a glossary.



# **Suggested Reading**

This section lists additional reading that provides background for the information in this manual, as well as general information about the vector processing technology and PowerPC Architecture.

# **General Information**

The following documentation provides useful information about the PowerPC Architecture and computer architecture in general:

- The following books are available via many online bookstores.
  - The PowerPC Architecture: A Specification for a New Family of RISC Processors, Second Edition, by International Business Machines, Inc.1994.
     Note: This book has been superseded with the PowerPC Architecture Books I-III, Version 2.01 which are available at www.ibm.com/powerpc.
  - PowerPC Microprocessor Common Hardware Reference Platform: A System Architecture, by Apple Computer, Inc., International Business Machines, Inc., and Motorola, Inc..
  - Macintosh Technology in the Common Hardware Reference Platform, by Apple Computer, Inc..
  - Computer Architecture: A Quantitative Approach, Second Edition, by John L. Hennessy and David A. Patterson.
- *Inside Macintosh: PowerPC System Software*, Addison-Wesley Publishing Company, One Jacob Way, Reading, MA, 01867.
- *PowerPC Programming for Intel Programmers*, by Kip McClanahan; IDG Books Worldwide, Inc., 919 East Hillsdale Boulevard, Suite 400, Foster City, CA, 94404.

# **PowerPC Documentation**

Some additional PowerPC documentation is available via the internet at http://www.ibm.com/chips/techlib.

- User's manuals—These books provide details about individual PowerPC implementations and are intended to be used in conjunction with the *Programming Environments Manuals.*
- Addenda/errata to user's manuals—Because some processors have follow-on parts an addendum might be provided that describes the additional features and changes to functionality of the follow-on part. These addenda are intended for use with the corresponding user's manuals.
- Programming environments manuals (PEM)—These books provide information about resources defined by the PowerPC Architecture that are common to PowerPC processors. There are several versions, one that describes the functionality of the 32-bit architecture model and one that describes the 64-bit model.
  - PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.
  - PowerPC Microprocessor Family: The Programming Environments for 32-Bit Microprocessors.
- Datasheets—Datasheets provide specific data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics, as well as other design considerations for each PowerPC implementation.
- PowerPC Microprocessor Family: The Programmer's Reference Guide: MPRPPCPRG-01 is a concise reference that includes the register summary, memory control model, exception vectors, and the PowerPC instruction set.



- PowerPC Quick Reference Guide: This brochure is a quick reference guide to IBM's portfolio of industryleading PowerPC technology. It includes highlights and specifications for the PowerPC 405, PowerPC 440, PowerPC 750, and PowerPC 970 based standard products.
- Book I: PowerPC User Instruction Set Architecture (Version 2.01)–This book defines the instructions, registers, etc., typically used by application programs (for example, Branch, Load, Store, and Arithmetic instructions; general purpose and floating-point registers). All Book I facilities and instructions are nonprivileged (are available in problem state).
- Book II: PowerPC Virtual Environment Architecture (Version 2.01)—This book defines the memory model (caches, memory access ordering, etc.) and related instructions, such as the instructions used to manage caches and to synchronize memory accesses when memory is shared among programs running on different processors. All Book II facilities and instructions are non-privileged, but they are typically used via operating-system-provided library subroutines, which application programs call as needed.
- Book III: PowerPC Operating Environment Architecture (Version 2.01) –This book defines the privileged facilities and related instructions (address translation, memory protection, interruptions, etc.). Nearly all Book III facilities and instructions are privileged. (Those that are non-privileged are described also in Book I or II, but only at the level needed by application programmers.)
- Application notes—These short documents contain useful information about specific design issues useful to programmers and engineers working with PowerPC processors.
- Documentation for support chips.

Additional literature on PowerPC implementations is being released as new processors become available. For a current list of PowerPC documentation, refer to the world-wide web at http://www.ibm.com/chips.





## Conventions

Throughout the documentation when a register or bit is "set" it means the register or bit is set to '1', and when a register is "cleared" it means the register or bit is set to '0'.

This document uses the following notational conventions:

mnemonics	Instruction mnemonics are shown in lowercase bold.
italics	Italics indicate variable command parameters, for example, <b>bcctr</b> <i>x</i> . Book titles in text are set in italics.
0x0	Prefix to denote hexadecimal number
0b0	Prefix to denote binary number
rA, rB	Instruction syntax used to identify a source GPR
rD	Instruction syntax used to identify a destination GPR
frA, frB, frC	Instruction syntax used to identify a source FPR
frD	Instruction syntax used to identify a destination FPR
REG[FIELD]	Abbreviations or acronyms for registers are shown in uppercase text. Specific bits, fields, or ranges appear in brackets. For example, MSR[LE] refers to the little- endian mode enable bit in the machine state register.
<b>v</b> A, <b>v</b> B, <b>v</b> C	Instruction syntax used to identify a source VR
vD	Instruction syntax used to identify a destination VR
x	In certain contexts, such as a signal encoding, this indicates a don't care.
n	Used to express an undefined numerical value
-	NOT logical operator
&	AND logical operator
T	OR logical operator
0000	Indicates reserved bits or bit fields in a register. Although these bits may be written to as either ones or zeros, they are always read as zeros.

Additional conventions used with instruction encodings are described in *Chapter 6, Vector Processing Instructions*.



### **Acronyms and Abbreviations**

*Table i* contains acronyms and abbreviations that are used in this document. Note that the meanings for some acronyms (such as SDR1 and XER) are historical, and the words for which an acronym stands may not be intuitively obvious.

Term	Meaning
ALU	Arithmetic logic unit
ASR	Address space register
BPU	Branch processing unit
CR	Condition register
CTR	Count register
DAR	Data address register
DEC	Decrementer register
DSISR	Register used for determining the source of a DSI exception
EA	Effective address
ECC	Error checking and correction
FPR	Floating-point register
FPSCR	Floating-point status and control register
FPU	Floating-point unit
GPR	General-purpose register
IEEE®	Institute of Electrical and Electronics Engineers
ITLB	Instruction translation lookaside buffer
IU	Integer unit
L2	Secondary cache
LIFO	Last-in-first-out
LR	Link register
LRU	Least recently used
LSB	Least-significant byte
lsb	Least-significant bit
LSQ	Least-significant quadword
lsq	Least-significant quadword
MERSI	Modified/exclusive/reserved/shared/invalid—cache coherency protocol
MMU	Memory management unit
MSB	Most-significant byte
msb	Most-significant bit
MSQ	Most-significant quadword
msq	Most-significant quadword
MSR	Machine state register



Term	Meaning
NaN	Not a number
NIA	Next instruction address
No-op	No operation
OEA	Operating environment architecture
PTEG	Page table entry group
RISC	Reduced instruction set computing
RTL	Register transfer language
RWITM	Read with intent to modify
SIMM	Signed immediate value
SPR	Special-purpose register
SR	Segment register
SRR0	Machine status save/restore register 0
SRR1	Machine status save/restore register 1
STE	Segment table entry
ТВ	Time base register
TLB	Translation lookaside buffer
UIMM	Unsigned immediate value
UISA	User instruction set architecture
VA	Virtual address
VEA	Virtual environment architecture
VPU	Vector processing unit
VR	Vector register

#### Table i. Acronyms and Abbreviated Terms (Continued)



## **Terminology Conventions**

Table ii lists certain terms used in this manual that differ from the architecture terminology conventions.

#### Table ii. Terminology Conventions

The Architecture Specification	This Manual							
Data storage interrupt (DSI)	DSI exception							
Extended mnemonics	Simplified mnemonics							
Instruction storage interrupt (ISI)	ISI exception							
Interrupt	Exception							
Privileged mode (or privileged state)	Supervisor-level privilege							
Problem mode (or problem state)	User-level privilege							
Real address	Physical address							
Relocation	Translation							
Storage (locations)	Memory							
Storage (the act of)	Access							
Swizzling	Doubleword swap							

Table iii describes instruction field notation conventions used in this manual.

#### Table iii. Instruction Field Conventions

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
BF, BFA	crfD, crfS (respectively)
D	d
DS	ds
FLM	FM
FRA, FRB, FRC, FRT, FRS	frA, frB, frC, frD, frS (respectively)
FXM	CRM
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM
VA, VB, VT, VS	vA, vB, vD, vS (respectively)
VEC	Vector processing technology
1, 11, 111	00 (shaded)



# 1. Overview

The vector/SIMD (single instruction stream, multiple data stream) multimedia extension technology provides a software model that accelerates the performance of various software applications and runs on reduced instruction set computing (RISC) microprocessors. The vector processing technology is a short vector parallel architecture that extends the instruction set architecture (ISA) of the PowerPC Architecture. The Vector ISA is based on separate vector/SIMD-style execution units that have high data parallelism. That is, the vector processing technology operations can perform on multiple data elements in a single instruction. The term 'vector' in this document refers to the spatial parallel processing of short, fixed-length one-dimensional matrices performed by an execution unit. It should not be confused with the temporal parallel (pipelined) processing of long, variable-length vectors performed by classical vector machines. High degrees of parallelism are achievable with simple in-order instruction dispatch and low-instruction bandwidth. However, the ISA is designed so as not to impede additional parallelism through superscalar dispatch to multiple execution units or multithreaded execution unit pipelines.

The Vector ISA supports the following audio and visual applications:

- Voice over IP (VoIP). VoIP transmits voice as compressed digital data packets over the internet.
- Access Concentrators/DSLAMS. An access concentrator strips data traffic off of POTS lines and inserts it
  into the INet. Digital subscriber loop access multiplexer (DSLAM) pulls data off at a switch and immediately routes it to the Internet. This allows to concentrate ADSL digital traffic at the switch and off-load the
  network.
- Speech recognition. Speech processing allows voice recognition for use in applications like directory assistance and automatic dialing.
- Voice/Sound Processing (Audio decode and encode): G.711, G.721, G.723, G.729A, and AC-3. Voice processing is used to improve sound quality on lines.
- Communications:
  - Multi-channel modems.
  - Software modem: V.34, 56K.
  - Data encryption: RSA.
  - Modem banks can use the vector processing technology to replace signal processors in DSP farms.
- 2D and 3D graphics: QuickDraw, OpenGL, VRML, Games, Entertainment, High-precision CAD.
- Virtual reality.
- High-fidelity audio: 3D audio, AC-3. Hi-Fi Audio uses the vector processor's FPU.
- Image and video processing: JPEG, Filters.
- Echo cancellation. The echo cancellation is used to eliminate echo build up on long landline calls.
- Array number processing.
- Base station processing. Cellular base station compresses digital voice data for transmission within the Internet.
- High bandwidth data communication.
- Motion video decode and encode: MPEG-1, MPEG-2, MPEG-4, and H.234.
- Real-time continuous speech I/O: HMM, Viterbi acceleration, Neural algorithms.
- Video conferencing: H.261, H.263.
- Machine intelligence.



All vector instructions are designed to be easily pipelined with pipeline latencies no greater than scalar, double-precision, floating-point multiply-add. No instruction specifies an operation that presents a frequency limitation beyond those already imposed by existing PowerPC instructions. There are no operating mode switches which preclude fine grain interleaving of instructions with the existing floating-point and integer instructions. Parallelism with the integer and floating-point instructions is simplified by the fact that the vector unit never generates an exception and has few shared resources or communication paths that require it to be tightly synchronized with the other units. By using the SIMD parallelism, performance can be accelerated on PowerPC processors to a level that can allow concurrent real-time processing of one or more data streams.

In this document, the term 'implementation' refers to a hardware device (typically a microprocessor) that complies with the PowerPC Architecture.

The vector processing technology can be used as an extension to various RISC microprocessors; however, in this book it is discussed within the context of the PowerPC Architecture described as follows:

- Programming model
  - Instruction set. The vector instruction set specifies instructions that extend the PowerPC instruction set. These instructions are organized similar to PowerPC instructions (such as vector load/store, vector integer, and vector floating-point instructions). The specific instructions, and the forms used for encoding them, are provided in *Appendix A. Vector Processing Instruction Set Listings*.
  - Register set. The vector programming model defines new vector registers, additions to the PowerPC register set, and how existing PowerPC registers are affected by the vector processing technology. The model also discusses memory conventions, including details regarding the byte ordering for quadwords.
- Memory model. The vector processing technology specifies additional cache management instructions. That is, a program can execute vector software instructions that indicate when a sequence of memory units (data stream/stream) are likely to be accessed.
- Exception model. To ensure efficiency, the vector processing technology provides only a VPU Unavailable Interrupt (VUI) exception, a DSI exception, and trace exception (if implemented). There are no exceptions other than DSI exceptions on loads and stores. The vector instructions can cause PowerPC exceptions.
- Memory management model. The memory model for the vector processing technology is the same as it
  is implemented for the PowerPC Architecture. Vector processing memory accesses are always assumed
  to be aligned. If an operand is unaligned, additional vector instructions are used to ensure that it is correctly placed in a vector register or in memory.
- Time-keeping model. The PowerPC time-keeping model is not impacted by the vector processing technology.

This chapter provides an overview of the major characteristics of the vector processing technology in the order in which they are addressed in this book:

- Register set and programming model
- · Instruction set and addressing modes
- · Cache, exceptions, and memory management



## **1.1 Vector Processing Technology Overview**

The vector processing technology's SIMD-style extension provides an approach to accelerating the processing of data streams. Using the vector instructions can provide a significant speedup for communications, multimedia, and other performance-driven applications by using data-level parallelism where available, matching scalar performance in serial sections of media applications, keeping media processing within the vector processing unit (VPU), and minimizing bandwidth and latency memory access bottlenecks.

Vector processing technology expands the PowerPC Architecture through the addition of a 128-bit vector execution unit, which operates concurrently with the existing integer- and floating-point units. A new vector execution unit provides highly parallel operations, allowing for simultaneous execution of multiple operations in a single clock cycle.

The vector processing technology can be thought of as a set of registers and execution units that can be added to the PowerPC Architecture in a manner analogous to the addition of floating-point units. Floating-point units were added to provide support for high-precision scientific calculations and the vector processing technology is added to the PowerPC Architecture to accelerate the next level of performance-driven, high-bandwidth communications and computing applications. *Figure 1-1* provides the high level structural overview for PowerPC with the vector processing technology.



Figure 1-1. High Level Structural Overview of PowerPC with Vector Processing Technology

The vector processing technology is purposefully simple, such that there are no exceptions other than DSI exceptions on loads and stores, no hardware unaligned access support, and no complex functions. The vector processing technology is scaled down to only the necessary pieces in order to facilitate efficient cycle time, latency, and throughput on hardware implementations.



The vector processing technology defines the following:

- Fixed 128-bit wide vector length that can be subdivided into sixteen 8-bit bytes, eight 16-bit halfwords, or four 32-bit words.
- Vector register file (VRF) architecturally separate from floating-point registers (FPRs) and general-purpose registers (GPRs).
- Vector integer and floating-point arithmetic.
- Four operands for most instructions (three source operands and one result).
- Saturation clamping, (that is, unsigned results are clamped to zero on underflow and to the maximum positive integer value (2<sup>n</sup>-1, for example, 255 for byte fields) on overflow. For signed results, saturation clamps result to the smallest representable negative number (-2<sup>n-1</sup>, for example, -128 for byte fields) on underflow, and to the largest representable positive number (2<sup>n-1</sup>-1, for example, +127 for byte fields) on overflow).
- No mode switching that would increase the overhead of using the instructions.
- Operations selected based on utility to digital signal processing algorithms (including 3D).
- Vector instructions provide a vector compare and select mechanism to implement conditional execution as the preferred way to control data flow in vector processing programs.
- Enhanced cache/memory interface.

#### 1.1.1 64-Bit Vector Processing Technology and the 32-Bit Subset

The vector processing technology supports the following modes of PowerPC operations:

- 64-bit implementations/64-bit mode—The vector processing technology defines interactions with the PowerPC 64-bit registers.
- 64-bit implementations/32-bit mode—The vector processing technology defines interaction with the conventions for 32-bit implementations of PowerPC registers.

For further details on the 64-bit PowerPC Architecture and the 32-bit subset refer to Chapter 1, "Overview," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* This book describes the 64-bit PowerPC Architecture mode. Instructions are described from a 64-bit perspective and in most cases, details of the 32-bit subset can easily be determined from the 64-bit descriptions. Significant differences in the 32-bit subset are highlighted and described separately as they occur.

#### 1.1.2 Levels of the Vector ISA

The Vector ISA follows the layering of PowerPC Architecture. The PowerPC Architecture has three levels defined as follows:

- PowerPC user instruction set architecture (UISA) —The UISA defines the level of the architecture to
  which user-level (referred to as problem state in the architecture specification) software should conform.
  The UISA defines the base user-level instruction set, user-level registers, data types, floating-point memory
  conventions and exception model as seen by user programs, and the memory and programming
  models.
- PowerPC virtual environment architecture (VEA)—The VEA defines additional user-level functionality that
  falls outside typical user-level software requirements. The VEA describes the memory model for an environment in which multiple devices can access memory, defines aspects of the cache model, defines
  cache control instructions, and defines the time base facility from a user-level perspective.



Implementations that conform to the PowerPC VEA also adhere to the UISA, but may not necessarily adhere to the OEA.

PowerPC operating environment architecture (OEA)—The OEA defines supervisor-level (referred to as
privileged state in the architecture specification) resources typically required by an operating system. The
OEA defines the PowerPC memory management model, supervisor-level registers, synchronization
requirements, and the exception model. The OEA also defines the time base feature from a supervisorlevel perspective.

The vector processing technology defines instructions at the UISA and VEA levels.

#### 1.1.3 Features Not Defined by the Vector ISA

Because flexibility is an important design goal of the vector processing technology, there are many aspects of the microprocessor design, typically relating to the hardware implementation, that the Vector ISA does not define, for example, the number and the nature of execution units. The Vector ISA is a vector/SIMD architecture, and as such makes it easier to implement pipelining instructions and parallel execution units to maximize instruction throughput. However, the Vector ISA does not define the internal hardware details of implementations. For example, one processor may use a simple implementation having two vector execution units whereas another may provide a bigger, faster microprocessor design with several concurrently pipelined vector arithmetic logical units (ALUs) with separate load/store units (LSUs) and prefetch units.

## **1.2 Vector Processing Architectural Model**

This section provides overviews of aspects defined by the Vector ISA, following the same order as the rest of this book. The topics are as follows:

- Registers and programming model
- Operand conventions
- Instruction set and addressing modes
- Cache model, exceptions, and memory management

#### 1.2.1 Vector Registers and Programming Model

In the vector processing technology, the ALU operates on from one to three source vectors and produces a single result/destination vector on each instruction. The ALU is a SIMD-style arithmetic unit that performs the same operation on all the data elements that comprise each vector. This scheme allows efficient code scheduling in a highly parallel processor. Load and store instructions are the only instructions that transfer data between registers and memory. The vector unit and vector register file are shown in *Figure 1-2*.







The vector unit is a SIMD-style unit in which an instruction performs operations in parallel on the data elements that comprise each vector. Architecturally, the vector register file (VRF) is separate from the GPRs and FPRs. The vector programming model incorporates the 32 registers of the VRF, each register is 128 bits wide.

#### **1.2.2 Operand Conventions**

Operand conventions define how data is stored in vector registers and memory.

#### 1.2.2.1 Byte Ordering

The default mapping for the Vector ISA is PowerPC big-endian, but the Vector ISA provides the option of operating in either big or little-endian mode. The endian support of the PowerPC Architecture does not address any data element larger than a doubleword; the basic memory unit for vectors is a quadword.

Big-endian byte ordering is shown in Figure 1-3.





#### Figure 1-3. Big-Endian Byte Ordering for a Vector Register

As shown in *Figure 1-3*, the elements in vector registers are numbered using big-endian byte ordering. For example, the high-order (or most significant) byte element is numbered 0 and the low-order (or least significant) byte element is numbered 15.

When defining high order and low order for elements in a vector register, be careful not to confuse its meaning based on the bit numbering. That is, in *Figure 1-3* the high-order halfword for word 0 (bits [0-15]), would be halfword 0 (bits [0-7]), and the low-order halfword for word 0 would be halfword 1 (bits [8-15]).

In big-endian mode, a vector quadword load instruction for which the effective address (EA) is quadword aligned places the byte addressed by EA into byte element 0 of the target vector register. The byte addressed by EA + 1 is placed in byte element 1, and so forth. Similarly, a vector quadword store instruction for which the EA is quadword-aligned places byte element 0 of the source vector register into the byte addressed by EA. Byte element 1 is placed into the byte addressed by EA + 1, and so forth.

#### 1.2.2.2 Floating-Point Conventions

The Vector ISA basically has two modes for floating-point, that is a Java<sup>TM</sup>/IEEE/C9X-compliant mode or a possibly faster non-Java/non-IEEE mode. Vector ISA conforms to the Java Language Specification 1 (hereafter referred to as Java), that is a subset of the default environment specified by the IEEE standard (ANSI/IEEE Standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic). For aspects of floatingpoint behavior that are not defined by Java but are defined by the IEEE standard, the Vector ISA conforms to the IEEE standard. For aspects of floating-point behavior that are defined by the C9X Floating-Point Proposal,WG14/N546 X3J11/96-010 (Draft 2/26/96) (hereafter referred to as C9X), the Vector ISA conforms to C9X when in Java-compliant mode.



#### 1.2.3 Vector Addressing Modes

As with PowerPC instructions, vector instructions are encoded as single-word (32-bit) instructions. Instruction formats are consistent among all instruction types, permitting decoding to be parallel with operand accesses. This fixed instruction length and consistent format simplifies instruction pipelining. Vector load, store, and stream prefetch instructions use secondary opcodes in primary opcode 31 (0b011111). Vector ALU-type instructions use primary opcode point 4 (0b000100).

Vector ISA supports both intraelement and interelement operations. In an intraelement operation, elements work in parallel on the corresponding elements from multiple source operand registers and place the results in the corresponding fields in the destination operand register. An example of an intraelement operation is the Vector Add Signed Word Saturate (**vaddsws**) instruction shown in *Figure 1-4*.

#### Figure 1-4. Intraelement Example, vaddsws



In this example, the four signed integer (32 bits) elements in register vA are added to the corresponding four signed integer (32 bits) elements in register vB and the four results are placed in the corresponding elements in register vD.

In interelement operations data paths cross over. That is, different elements from each source operand are used in the resulting destination operand. An example of an interelement operation is the Vector Permute **(vperm)** instruction shown in *Figure 1-5*.

Figure 1-5. Interelement Example, vperm



In this example, **vperm** allows any byte in two source vector registers (**v**A and **v**B) to be copied to any byte in the destination vector register, **v**D. The bytes in a third source vector register (**v**C) specify from which byte in the first two source vector registers the corresponding target byte is to be copied. In this case the elements from the source vector registers do not have corresponding elements that operate on the destination register.



Most arithmetic and logical instructions are intraelement operations. The data paths for the ALU run primarily north and south with little crossover. The crossover data paths have been restricted as much as possible to the interelement manipulation instructions (unpack, pack, permute, etc.) with a vision toward implementing the ALU and shift/permute networks as separate execution units. The following list of instructions distinguishes between interelement and intraelement instructions:

- Vector intraelement instructions
  - Vector integer instructions
    - Vector integer arithmetic instructions
    - Vector integer compare instructions
    - Vector integer rotate and shift instructions
  - Vector floating-point instructions
    - Vector floating-point arithmetic instructions
    - Vector floating-point rounding and conversion instructions
    - Vector floating-point compare instruction
    - Vector floating-point estimate instructions
  - Vector memory access instructions
- Vector interelement instructions
  - Vector alignment support instructions
  - Vector permutation and formatting instructions
    - Vector pack instructions
    - Vector unpack instructions
    - Vector merge instructions
    - Vector splat instructions
    - Vector permute instructions
    - Vector shift left/right instructions

#### 1.2.4 Vector Instruction Set

Although these categories are not defined by the Vector ISA, the vector instructions can be grouped as follows:

- Vector integer arithmetic instructions—These instructions are defined by the UISA. They include computational, logical, rotate, and shift instructions.
  - Vector integer arithmetic instructions
  - Vector integer compare instructions
  - Vector integer logical instructions
  - Vector integer rotate and shift instructions
- Vector floating-point arithmetic instructions—These include floating-point arithmetic instructions defined by the UISA.
  - Vector floating-point arithmetic instructions
  - Vector floating-point multiply/add instructions
  - Vector floating-point rounding and conversion instructions
  - Vector floating-point compare instruction
  - Vector floating-point estimate instructions
- Vector load and store instructions—These include load and store instructions for vector registers defined by the UISA.



- Vector permutation and formatting instructions—These instructions are defined by the UISA.
  - Vector pack instructions
  - Vector unpack instructions
  - Vector merge instructions
  - Vector splat instructions
  - Vector permute instructions
  - Vector select instructions
  - Vector shift instructions
- Processor control instructions—These instructions are used to read and write from the Vector Status and Control Register (VSCR). These instructions are defined by the UISA.
- Memory control instructions—These instructions are used for managing of caches (user level and supervisor level). The instructions are defined by VEA.

#### 1.2.5 Vector Cache Model

The Vector ISA defines several instructions for enhancements to cache management. These instructions allow software to indicate to the cache hardware how it should prefetch and prioritize writeback of data. The Vector ISA does not define hardware aspects of cache implementations.

#### **1.2.6 Vector Exception Model**

The vector unit never generates an exception. Data stream instructions will never cause an exception themselves. Therefore, on any event that would cause an exception on a normal load or store, such as a page fault or protection violation, the data stream instruction does not take a DSI exception; instead, it simply aborts and is ignored. Most vector instructions do not generate any kind of exception. Vector load and store instructions that attempt to access a direct-store segment will cause a DSI exception.

The vector processing unit (VPU) does not report IEEE exceptions; there are no status flags and the unit has no architecturally visible traps. Default results are produced for all exception conditions as specified first by the Java specification. If no default exists, the IEEE standard's default is used. Then, if no default exists, the C9X default is used.

#### 1.2.7 Memory Management Model

In a PowerPC processor the MMU's primary functions are to translate logical (effective) addresses to physical addresses for memory accesses and I/O accesses (most I/O accesses are assumed to be memory-mapped) and to provide access protection on a block or page basis. Some protection is also available even if translation is disabled. Typically, it is not programmable. The Vector ISA does not provide any additional instructions to the PowerPC memory management model, but the vector instructions have options to ensure that an operand is correctly placed in a vector register or in memory.



# 2. Vector Register Set

This chapter describes the register organization defined by the vector processing technology. It also describes how vector instructions affect some of the PowerPC registers. The Vector ISA defines register-to-register operations for all computational instructions. Source data for these instructions is accessed from the on-chip vector registers (VRs) or are provided as immediate values embedded in the opcode. Architecturally, the VRs are separate from the general-purpose registers (GPRs) and floating-point registers (FPRs). Data is transferred between memory and vector registers with explicit vector load and store instructions only.

**Note:** The handling of reserved bits in any register is implementation-dependent. Software is permitted to write any value to a reserved bit in a register. However, a subsequent reading of the reserved bit returns '0' if the value last written to the bit was '0' and returns an undefined value (may be '0' or '1') otherwise. This means that even if the last value written to a reserved bit was '1', reading that bit may return '0'.

# 2.1 Overview of the Vector and PowerPC Registers

Vector registers can be accessed by user and supervisor-level instructions as show in *Figure 2-1*. The vector registers (VRs) are accessed as instruction operands. Access to the registers can be either implicit or explicit. The numbers to the right of the register name indicates the number that is used in the syntax of the instruction operands to access the register (for example, the number used to access the XER is SPR 1).

Note: The PowerPC registers affected by vector instructions are shaded.







3 In 64-bit implementations, TBR268 is read as a 64-bit value.



## 2.2 Registers Defined by Vector ISA

The user-level registers can be accessed by all software with either user or supervisor privileges. The userlevel register set for the vector processing technology incudes the following:

- Vector registers (VRs): the vector register file consists of 32 VRs (VR0-VR31). The VRs serve as vector source and vector destination registers for all vector instructions. See Section 2.2.1 Vector Register File (VRF) for more details.
- Vector status and control register (VSCR): the VSCR contains the non-Java and saturation bit with the remaining bits being reserved. See *Section 2.2.2 Vector Status and Control Register (VSCR)* for more details.
- Vector save/restore register (VRSAVE): the VRSAVE assists the application and operating system software in saving and restoring the architectural state across context-switched events. See *Section 2.2.3 VRSAVE Register (VRSAVE)* for more details.

#### 2.2.1 Vector Register File (VRF)

The VRF, shown in *Figure 2-2*, has 32 registers, each is 128 bits wide. Each vector register can hold sixteen 8-bit elements, eight 16-bit elements, or four 32-bit elements.





The vector registers are accessed as vector instruction operands. Access to registers are explicit as part of the execution of an instruction.



#### 2.2.2 Vector Status and Control Register (VSCR)

The Vector Status and Control Register (VSCR) is a special 32-bit vector register (not an SPR) that is read and written in a manner similar to the FPSCR in the PowerPC scalar floating-point unit. The VSCR is shown in *Figure 2-3*.



																												Re	eser	ved	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NJ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SAT
0														14	15	16														30	31

The VSCR has two defined bits, the non-Java mode (NJ) bit (VSCR[15]) and the saturation (SAT) bit (VSCR[31]); the remaining bits are reserved.

Special instructions Move from Vector Status and Control Register (**mfvscr**) and Move to Vector Status and Control Register (**mtvscr**) are provided to move the VSCR from and to a vector register. When moved to or from a vector register, the 32-bit VSCR is right-justified in the 128-bit vector register. When moved to a vector register, the upper 96 bits VRx[0-95] of the vector register are cleared, so the VSCR in a vector register looks as shown in *Figure 2-4*.



					Reserved
	00000000	00000	0 0 0 NJ	00000000	SAT
0		95 96	110 111 112		126 127


VSCR bit settings are shown in *Table 2-1*.

Bits	Name	Description
0–14		Reserved. The handling of reserved bits is the same as the normal PowerPC implementation, that is, system registers such as XER and FPSCR are implementation-dependent. Software is permitted to write any value to such a bit. A subsequent reading of the bit returns '0' if the value last written to the bit was '0' and returns an undefined value ('0' or '1') otherwise.
15	NJ	<ul> <li>Non-Java. A mode control bit that determines whether vector floating-point operations will be performed in a Java-IEEE-C9X-compliant mode or a possibly faster non-Java/non-IEEE mode.</li> <li>The Java-IEEE-C9X-compliant mode is selected. Denormalized values are handled as specified by Java, IEEE, and C9X standard.</li> <li>The non-Java/non-IEEE-compliant mode is selected. If an element in a source vector register contains a denormalized value, the value '0' is used instead. If an instruction causes an underflow exception, the corresponding element in the target VR is cleared to '0'. In both cases the '0' has the same sign as the denormalized or underflowing value.</li> <li>This mode is described in detail in the floating-point overview Section 3.2.1 Floating-Point Modes.</li> </ul>
16–30	—	Reserved. The handling of reserved bits is the same as the normal PowerPC implementation, that is, system registers such as XER and FPSCR are implementation-dependent. Software is permitted to write any value to such a bit. A subsequent reading of the bit returns '0' if the value last written to the bit was '0' and returns an undefined value ('0' or '1') otherwise.
31	SAT	<ul> <li>Saturation. A sticky status bit indicating that some field in a saturating instruction saturated since the last time SAT was cleared. In other words when SAT = '1' it remains set to '1' until it is cleared to '0' by an mtvscr instruction. For further discussion refer to Section 4.2.1.1 Saturation Detection.</li> <li>1 The vector saturate instruction implicitly sets when saturation has occurred on the results one of the vector instructions having saturate in its name: Move To VSCR (mtvscr) Vector Add Integer with Saturation (vaddubs, vadduhs, vadduws, vaddsbs, vaddshs, vaddsws)</li> <li>Vector Subtract Integer with Saturation (vsububs, vsubuhs, vsubuws, vsubsbs, vsubshs, vsubsws)</li> <li>Vector Multiply-Add Integer with Saturation (vmhaddshs, vmhraddshs)</li> <li>Vector Sum-Across with Saturation (vsumsws, vsum2sws, vsum4sbs, vsum4ubs)</li> <li>Vector Pack with Saturation (vpkuhus, vpkuwus, vpkshus, vpkswus, vpkshss, vpkswss)</li> <li>Vector Convert to Fixed-Point with Saturation (vctuxs, vctsxs)</li> <li>0 Indicates no saturation occurred, mtvscr can explicitly clear this bit.</li> </ul>

The **mtvscr** is context synchronizing. This implies that all vector instructions logically preceding an **mtvscr** in the program flow will execute in the architectural context (NJ mode) that existed prior to completion of the **mtvscr**, and that all instructions logically following the **mtvscr** will execute in the new context (NJ mode) established by the **mtvscr**.

After a **mfvscr** instruction executes, the result in the target vector register will be architecturally precise. That is, it will reflect all updates to the SAT bit that could have been made by vector instructions logically preceding it in the program flow, and further, it will not reflect any SAT updates that may be made to it by vector instructions logically following it in the program flow. Reading the VSCR can be much slower than typical vector instructions, and therefore care must be taken in reading it to avoid performance problems.



## 2.2.3 VRSAVE Register (VRSAVE)

The VRSAVE register, shown in *Figure 2-5*, is a user-level, 32-bit SPR used to assist in application and operating system software in saving and restoring the architectural state across process context-switched events. The VRSAVE register (VRSAVE) is SPR256 and is entirely maintained and managed by software.

Figure 2-5. Saving/Restoring the Vector Context Register (VRSAVE)

Field																														
VR0 VR1	VR2	VR3	VR4	VR5	VR6	VR7	VR8	VR9	VR10	VR11	VR12	VR13	VR14	VR15	VR16	VR17	VR18	VR19	VR20	VR21	VR22	VR23	VR24	VR25	VR26	VR27	VR28	VR29	VR30	VR31
Reset	Reset 0000_0000_0000									00	00_	0000	0_00	00_	0000	)														
R/W												R/W	/ with	mfs	<b>pr</b> o	r <b>mts</b>	<b>pr</b> ir	nstru	ction	S										
SPR															SPI	R256	;													
0 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

#### VRSAVE bit settings are shown in Table 2-2.

#### Table 2-2. VRSAVE Bit Settings

Bits	Name	Description
0-31	VR <i>n</i>	<ul> <li>VR<i>n</i> is not being used for the current process.</li> <li>VR<i>n</i> is using VR<i>n</i> for the current process.</li> </ul>

The VRSAVE register can be accessed only by the **mfspr** or **mtspr** instruction. Each bit in the VRSAVE register corresponds to a vector register and indicates whether the corresponding register is currently being used by the executing process. Therefore, the operating system needs to save and restore only those VRs when an exception occurs. If this approach is taken it must be applied rigorously; if a program fails to indicate that a given VR is in use, software errors may occur that will be difficult to detect and correct because they are timing-dependent. Some operating systems save and restore VRSAVE only for programs that also use other vector registers.



# 2.3 Additions to the PowerPC UISA Registers

The PowerPC UISA registers can be accessed by either user or supervisor-level instructions. The condition register (CR) is the only register affected by the vector processing architecture. The CR is a 32-bit register, divided into eight 4-bit fields, CR0-CR7, that reflect the results of certain arithmetic operations and provide a mechanism for testing and branching.

## 2.3.1 PowerPC Condition Register

The PowerPC condition register (CR) is a 32-bit register that reflects the result of certain operations and provides a mechanism for testing and branching. For the Vector ISA, the CR6 field can optionally be used. If a vector instruction field's record bit (Rc) is set in a vector compare instruction, then the CR6 field is updated. The bits in the PowerPC CR are grouped into eight 4-bit fields, CR0–CR7, as shown in *Figure 2-6*.

Figure 2-6. Condition Register (CR)

	CR0	CR1	CR2	CR3	CR4	CR5	CR6	CR7
0	3	4 7	8 11	12 15	16 19	20 23	24 27	28 31

For more details on the CR see Chapter 2, "PowerPC Register Set," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

To control program flow based on vector data, all vector compare instructions can optionally update CR6. If the instruction field's record bit (Rc) is set in a vector compare instruction, the CR6 field is updated according to *Table 2-3*.

Table 2-3. CR6	S Field Bit Settings f	for Vector Compare	Instructions

CR Bit	CR6 Field Bit	Vector Compare	Vector Compare Bounds
24	0	1 Relation is true for all element pairs	0
25	1	0	0
26	2	<ol> <li>Relation is false for all element pairs</li> <li>All fields were in bounds</li> </ol>	<ol> <li>All fields are in bounds for the vcmpbfp instruction so the result code of all fields is '00'</li> <li>One of the fields is out of bounds for the vcmpbfp instruction</li> </ol>
27	3	0	0

The Rc bit should be used sparingly. As for other PowerPC instructions, in some implementations instructions with Rc bit = '1' could have a somewhat longer latency or be more disruptive to instruction pipeline flow than instructions with Rc bit = '0'. Therefore techniques of accumulating results and testing infrequently are advised.



# 2.4 Additions to the PowerPC OEA Registers

The PowerPC operating environment architecture (OEA) can be accessed only supervisor-level instructions. Any attempt to access these SPRs with user-level instructions results in a supervisor-level exception. For more details on the MSR and SRR, see Chapter 2, "PowerPC Register Set," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

## 2.4.1 VPU Bit in the PowerPC Machine State Register (MSR)

A vector processing unit (VPU) available bit is added to the PowerPC machine state register (MSR[VEC]). The MSR is 64 bits wide as shown in *Figure 2-7*.

#### Figure 2-7. Machine State Register (MSR)



Vector data stream prefetching instructions will be suspended and resumed based on MSR[PR] and MSR[DR]. The Data Stream Touch (**dst**) and Data Stream Touch for Store (**dstst**) instructions are supported whenever MSR[DR] = '1'. If either instruction is executed when MSR[DR] = '0' (real addressing mode), the results are boundedly undefined. For each existing data stream, prefetching is enabled if the MSR[DR] = '1' and MSR[PR] bit has the value it had when the **dst** or **dstst** instruction that specified the data stream was executed. Otherwise prefetching for the data stream is suspended. In particular, the occurrence of an exception suspends all data stream prefetching.

*Table 2-4* shows the vector bit definitions for the MSR, as well as how the PR and DR bits are affected by the vector data stream instructions.



#### Table 2-4. MSR Bit Settings Affected by the VPU

Bits	Name	Description
38	VEC	<ul> <li>VPU Available</li> <li>When the bit is cleared to zero, the processor executes a "VPU Unavailable Exception" when any attempt to execute a vector instruction that accesses the vector register file (VRF) or VSCR register.</li> <li>The VRF and VSCR registers are accessible to vector instructions.</li> <li>Note: The VRSAVE register is not protected by MSR [VEC].</li> <li>The data streaming family of instructions (dst, dstt, dstst, dstst, dss, and dssall) are not affected by the MSR[VEC], that is, the VRF and VSCR registers are available to the data streaming instructions even when the MSR[VEC] is cleared.</li> </ul>
49	PR	<ul> <li>Privilege level</li> <li>0 The processor can execute both user and supervisor-level instructions.</li> <li>1 The processor can only execute user-level instructions.</li> <li>Note: Care should be taken if data-stream prefetching is used in a privileged state (MSR[PR] = '0'). For each existing data stream, prefetching is enabled if (a) MSR[DR] = '1' and (b) MSR[PR] has the value it had when the dst or dstst instruction that specified the data stream was executed. Otherwise, prefetching for the data stream is suspended.</li> </ul>
59	DR	<ul> <li>Data address translation</li> <li>Data address translation is disabled. If data stream touch (dst) and data stream touch for store (dstst) instructions are executed whenever DR = '0', the results are boundedly undefined.</li> <li>Data address translation is enabled. Data stream touch (dst) and data stream touch for store (dstst) instructions are supported whenever DR = '1'.</li> </ul>

For more detailed information including the other bit settings for MSR, refer to Chapter 2, "PowerPC Register Set," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*.

## 2.4.2 Machine Status Save/Restore Registers (SRR)

The machine status save/restore (SRR) registers are part of the PowerPC OEA supervisor-level registers. The SRR0 and SRR1 registers are used to save machine status on exceptions and to restore machine status when a **rfid** instruction is executed. For more detailed information, refer to Chapter 2, "PowerPC Register Set," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*.

## 2.4.2.1 Machine Status Save/Restore Register 0 (SRR0)

The SRR0 is a 64-bit register used to save machine status on exceptions and restore machine status when a **rfid** instruction is executed. For the Vector ISA, it holds the effective address (EA) for the instruction that caused the VPU unavailable exception. The VPU unavailable exception occurs when no higher priority exception exists, and an attempt is made to execute a vector instruction when MSR[VEC] = '0'. The format of SRR0 is shown in *Figure 2-8*.

#### Figure 2-8. Machine Status Save/Restore Register 0 (SRR0)

Reser	ved
SRR0	0 0
0 61	62 63



#### 2.4.2.2 Machine Status Save/Restore Register 1 (SRR1)

The SRR1 is a 64-bit register used to save machine status on exceptions and to restore machine status when a **rfid** instruction is executed. The format of SRR1 is shown in *Figure 2-9*.

#### Figure 2-9. Machine Status Save/Restore Register 1 (SRR1)

	SRR1	
0		63

When a VPU unavailable exception occurs, SRR1[33–36] and SRR1[42–47] are cleared to zero and bits MSR[0], MSR[48–55], MSR[57–59], and MSR[62–63] are placed into the corresponding bit positions of SRR1 as it was just prior to the exception.



# 3. Operand Conventions

This section describes the operand conventions as they are represented in the vector processing technology at the UISA level. Detailed descriptions are provided of conventions used for transferring data between vector registers and memory, and representing data in these vector registers using both big and little-endian byte ordering. Additionally, the floating-point default conditions for exceptions are described.

# 3.1 Data Organization in Memory

The Vector Instruction Set Architecture (ISA) follows the same data organization as the PowerPC Architecture UISA with a few extensions. In addition to supporting byte, halfword and word operands, as defined in the PowerPC Architecture UISA, Vector ISA supports quadword (128-bit) operands.

The following sections describe the concepts of alignment and byte ordering of data for quadwords, otherwise alignment is the same as described in Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

# 3.1.1 Aligned and Misaligned Accesses

Vectors are accessed from memory with instructions such as Vector Load Indexed (**Ivx**) and Store Vector Indexed (**stvx**) instructions. The operand of a vector register to memory access instruction has a natural alignment boundary equal to the operand length. In other words, the natural address of an operand is an integral multiple of the operand length. A memory operand is said to be aligned if it is aligned at its natural boundary; otherwise it is misaligned. Vector instructions are four bytes long and word-aligned like PowerPC instructions.

Operands for vector register to memory access instructions have the characteristics shown in Table 3-1.

Operand	Length	32-bit Aligned Address (28-31)	64-bit Aligned Address (60-63)
Byte	8 bits (1 byte)	хххх	ХХХХ
Halfword	2 bytes	xxx0	xxx0
Word	4 bytes	xx00	xx00
Quadword	16 bytes	0000	0000

Table 21	Mamany	Onarand	Alignment
Table S-T.	WEITON	Operanu	Allullillell

Note: An x in an address bit position indicates that the bit can be '0' or '1' independent of the state of other bits in the address.

The concept of alignment is also applied more generally to data in memory. For example, an 8-byte data item is said to be halfword–aligned if its address is a multiple of two; that is, the effective address (EA) points to the next effective address that is 2 bytes (a halfword) past the current effective address, that would be the EA + 2 bytes, and then the next being the EA + 4 bytes, and effective address would continue skipping every 2 bytes (2 bytes = 1 halfword). This ensures that the effective address is halfword aligned as it points to each successive halfword in memory.

It is important to understand that vector memory operands are assumed to be aligned, and vector memory accesses are performed as if the appropriate number of low-order bits of the specified effective address were zero. This assumption is different from PowerPC integer and floating-point memory access instructions where alignment is not always assumed. So for the Vector ISA, the low-order bit of the effective address is ignored



for halfword vector memory access instructions, and the low-order four bits of the effective address are ignored for quadword vector memory access instructions. The effect is to load or store the memory operand of the specified length that contains the byte addressed by the effective address.

If a memory operand is misaligned, additional instructions must be used to correctly place the operand in a vector register or in memory. The vector processing technology provides instructions to shift and merge the contents of two vector registers. These instructions facilitate copying misaligned quadword operands between memory and the vector registers.

# 3.1.2 VPU Byte Ordering

For processors using the PowerPC and vector/SIMD architecture, the smallest addressable memory unit is the byte (8 bits), and scalars are composed of one or more sequential bytes. The Vector ISA supports both big and little-endian byte ordering. The default byte ordering is big-endian. However, the code sequence used to switch from big to little-endian mode may differ among processors.

The PowerPC Architecture uses the machine state register (MSR) for specifying byte ordering—little-endian mode (LE). The MSR[LE] specifies the endian mode in which the processor is currently operating. A value of '0' specifies big-endian mode and a value of '1' specifies little-endian mode. For further details on PowerPC byte ordering, refer to Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

Vector ISA follows the endian support of PowerPC for elements up to doublewords. Vector ISA also supports quadwords and additional support is provided for this. In Vector ISA when a 64-bit scalar is moved from a register to memory, it occupies eight consecutive bytes in memory and a decision must be made regarding byte ordering in these eight addresses.

The default byte ordering for Vector ISA is big-endian.

# 3.1.2.1 Big-Endian Byte Ordering

For big-endian scalars, the most-significant byte (MSB) is stored at the lowest (or starting) address while the least-significant byte (LSB) is stored at the highest (or ending) address. This is called big-endian because the big end of the scalar comes first in memory.

## 3.1.2.2 Little-Endian Byte Ordering

For little-endian scalars, the LSB is stored at the lowest (or starting) address while the MSB is stored at the highest (or ending) address. This is called little-endian because the little end of the scalar comes first in memory.



#### 3.1.3 Quadword Byte Ordering Example

The idea of big and little-endian byte ordering is best illustrated in an example of a quadword such as 0x2021\_2223\_2425\_2627\_2829\_2A2B\_2C2D\_2E2F located in memory. This quadword is used throughout this section to demonstrate how the bytes that comprise a quadword are mapped into memory.

The quadword (0x2021\_2223\_2425\_2627\_2829\_2A2B\_2C2D\_2E2F) is shown in big-endian mapping in *Figure 3-1*. A hexadecimal representation is used for showing address values and the values in the contents of each byte. The address is shown below each byte's contents. The big-endian model addresses the quadword at address 0x00, which is the MSB (0x20), proceeding to the address 0x0F, which contains the LSB (0x2F).

Figure 3-1.	Big-Endian	Mapping	of a	Quadword
-------------	------------	---------	------	----------

Byte	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
								Quad	word							
Contents	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
Address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
	$\uparrow$															$\uparrow$
	MSB															LSB

*Figure 3-2* shows the same quadword using little-endian mapping. In the little-endian model, the quadword's 0x00 address specifies the LSB (0x2F) and proceeds to address 0x2F which contains its MSB (0x20).

Figure 3-2. Little-Endian Mapping of a Quadword

Byte	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
								Quad	lword							
Contents	2F	2E	2D	2C	2B	2A	29	28	27	26	25	24	23	22	21	20
Address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
	$\uparrow$															$\uparrow$
	LSB															MSB

*Figure 3-3* shows the sequence of bytes laid out with addresses increasing from left to right. Programmers familiar with little-endian byte ordering may be more accustomed to viewing quadwords laid out with addresses increasing from right to left, as shown in *Figure 3-3*.

Figure 3-3. Little-Endian Mapping of Quadword—Alternate View

Byte	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
								Quad	lword							
Contents	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
Address	0F	0E	0D	0C	0B	0A	09	08	07	06	05	04	03	02	01	00
	↑															$\uparrow$
	MSB															LSB



This allows the little-endian programmer to view each scalar in its natural byte order of MSB to LSB. However, to demonstrate how the Vector ISA provides both big and little-endian support, this section uses the convention of showing addresses increasing from left to right, as in *Figure 3-2*.

## 3.1.4 Aligned Scalars in Little-Endian Mode

The effective address (EA) calculation for the load and store instructions is described in *Chapter 4.*, *Addressing Modes and Instruction Set Summary*. For PowerPC processors in little-endian mode, the effective address is modified before being used to access memory. In PowerPC, the three low-order address bits of the effective address are exclusive-ORed (XOR) with a three-bit value that depends on the length of the operand (1, 2, 4, or 8 bytes), as shown in *Table 3-2*. This address modification is called munging.

#### Table 3-2. Effective Address Modifications

Data Width (Bytes)	EA Modification
1	XOR with 0b111
2	XOR with 0b110
4	XOR with 0b100
8	No change

The munged physical address is passed to the cache or to main memory, and the specified width of the data is transferred (in big-endian order—that is, MSB at the lowest address, LSB at the highest address) between a GPR or FPR and the addressed memory locations (as modified).

Munging makes it appear to the processor that individual aligned scalars are stored as little-endian, when in fact they are stored in big-endian order but at different byte addresses within doublewords. Only the address is modified, not the byte order. For further details on how to align scalars in little-endian mode see Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*.

The PowerPC address munging is performed on doubleword units. In the PowerPC Architecture, little-endian mode would have the doublewords of a quadword appear swapped. *Figure 3-4* shows how a quadword appears to the processor as it munges the address when accessing memory.



Byte	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
								Quad	lword							
Contents	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	21
A	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	OF
Address	↑ LSB									I				<u> </u>	<u> </u>	↑ MS
ble 3-4. Qu	↑ LSB Iadwor			_						9	10	11	12	13		MS
	↑ LSB	rd Loa	d with 2	Mung 3	ged Li	ttle-Er 5	ndian J 6	Applie 7 Quac	8	9	10	11	12	13	14	MS
ble 3-4. Qu	↑ LSB Iadwor	rd Loa		_				7	8	9 2E	10 2D	11 2C	12 2B	13 2A	14	

#### Figure 3-4. Quadword Load in Memory and with Munged Little-Endian Applied

**Note:** The doublewords are swapped. The byte element addressed by the quadword's base address, 0x0F, contains 0x28, while its MSB at address 0x0 contains 0x27. This is due to the PowerPC munging being applied to offsets within doublewords; Vector ISA requires a munge within quadwords.

To accommodate the quadword operands, the PowerPC Architecture cannot simply be extended by munging an extra address bit. It would break existing code and/or platforms. Processors that implement the vector processing technology could not be mixed with non-vector/SIMD processors. Instead, vector processors implement a doubleword swap when moving quadwords between vector registers and memory.

*Figure 3-5* shows how this swapping could be implemented. This diagram represents the load path doubleword swapping; the store path looks the same, except that the memory and internal boxes are reversed.







In *Figure 3-5*, the numbers at the top of the byte boxes represent the offset address of that byte; the numbers at the bottom are the values of the bytes at that offset. The little-endian ordering is discontinuous because the PowerPC munging is performed only on doubleword units. The purpose of the doubleword swap within the VPU is to perform an additional swap that is not part of the PowerPC Architecture.

When MSR[LE] = '1', doublewords are swapped and the bytes now appear in their expected ordering. When MSR[LE] = '0', no swapping is done.

To summarize, in little-endian mode, the load vector element indexed instructions (**Ivebx**, **Ivebx**, **Ivebx**) and the store vector element indexed instructions (**stvebx**, **stvehx**, **stvewx**) have the same 3-bit address munge applied to the memory address as is specified by the PowerPC Architecture for integer and floating-point loads and stores. For the quadword load vector indexed instructions (**Ivx**, **IvxI**) and the store vector indexed instructions (**stvx**, **stvxI**) the two doublewords of the quadword scalar data are munged and swapped as they are moved between the vector register and memory.

## 3.1.5 Vector Register and Memory Access Alignment

When loading an aligned byte, halfword, or word memory operand into a vector register, the element that receives the data is the element that would have received the data had the entire aligned quadword containing the memory operand addressed by the effective address been loaded. Similarly, when an element in a vector register is stored into an aligned memory operand, the element selected to be stored is the element that would have been stored into the memory operand addressed by the effective address had the entire vector register been stored to the aligned quadword containing the memory operand addressed by the effective address. The position of the element in the target or source vector register depends on the endian mode, as described above. (Byte memory operands are always aligned.)

For aligned byte, halfword, and word memory operands, if the corresponding element number is known when the program is written, the appropriate vector splat and vector permute instructions can be used to copy or replicate the data contained in the memory operand after loading the operand into a vector register. A vector splat instructions will take the contents of an element in a vector register and replicates that into each element in the destination vector register. A vector permute instruction is the concatenation of the contents of two vectors. An example of this is given in detail in *Section 3.1.6. Quadword Data Alignment*. Another example is to replicate the element across an entire vector register before storing it into an arbitrary aligned memory operand of the same length; the replication ensures that the correct data is stored regardless of the offset of the memory operand in its aligned quadword in memory.

Since vector loads and stores are size-aligned, application binary interfaces (ABIs) should specify, and programmers should take care to align data on quadword boundaries for maximum performance.

# 3.1.6 Quadword Data Alignment

The Vector ISA does not provide for alignment exceptions for loading and storing data. When performing vector loads and stores, the effect is as if the low-order four bits of the address are 0x0, regardless of the actual effective address generated. Since vectors may often be misaligned due to the nature of the algorithm, the Vector ISA provides support for post-alignment of quadword loads and pre-alignment for quadword stores. Note that in the following diagrams, the effect of the swapping described above is assumed and the memory diagrams will be with respect to the logical mapping of the data.

*Figure 3-6* and *Figure 3-7* show misaligned vectors in memory for both big and little-endian ordering. The big-endian example assumes that the desired vector begins at address 0x03. The little-endian example assumes the desired vector begins at address 0x0D.



Byte	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3
							Qu	adw	ord	HI													Qu	adw	ord	LO						
Contents				20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F													Γ
Address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1
	↑																															-

#### Figure 3-6. Misaligned Vector in Big-Endian Mode





*Figure 3-6* and *Figure 3-7* show how such misaligned data causes data to be split across aligned quadwords; only aligned quadwords are loaded and/or stored by vector load/store instructions. To align this vector, a program must load both (aligned) quadwords that contain a portion of the misaligned vector data and then execute a Vector Permute (**vperm**) instruction to align the result.

## 3.1.6.1 Accessing a Misaligned Quadword in Big-Endian Mode

*Figure 3-1* shows the big-endian alignment model, using the example in *Figure 3-8*, vHI and vLO (HI = high order, LO = low order) represent vector registers that contain the misaligned quadwords containing the MSBs and LSBs, respectively, of the misaligned quadword; vD is the target vector register.







Alignment is performed by left-rotating the combined 32-byte quantity (vHI:vLO) by an amount determined by the address of the first byte of the desired data. This left-rotation is done by means of a vperm instruction whose control vector is generated by a Load Vector for Shift Left (lvsl) instruction after loading the most-significant quadword (MSQ) and least-significant quadword (LSQ) that contain the desired vector. The lvsl instruction uses the same address specification as the load vector indexed that loads the vHI component, which for big-endian ordering is the address of the desired vector.

The following instruction sequence extracts the quadword in big-endian mode:

lvx	vHI,rA,rB	;# load the MSQ
lvsl	vP,rA,rB	;# set the permute vector
addi	rB,rB,16	;# address of LSQ
lvx	vLO,rA,rB	;# load LSQ component
vperm	vT,vHI,vLO,vP	;# align the data

**Note:** When streaming data is used, the overhead of generating the alignment permute vector can be spread out and the latency of the loads may be covered by loop unrolling.

The process of storing a misaligned vector is essentially the reverse of that for loading; except that the code has a read-modify-write sequence. The logical algorithm is that the vector source must be right-shifted and split into two parts, each of which is merged (via a Vector Select (**vsel**) instruction) with the current contents of its MSQ and its LSQ and stored back using a Store Vector Indexed (**svx**) instruction.

The Load Vector for Shift Right (**Ivsr**) instruction is used to produce the permute control vector to be used for the right-shifting. An observation is that a single register can be used for the shifted contents if a right-rotate is done. The rotate is affected by specifying the source register for both components of the Vector Permute (**vperm**); that is, a shift of a double register with the same contents in both parts results in a rotate. In addition, the same permute control vector can be used on a sequence of ones and zeros to generate a mask for use by the **vsel** instruction to do the merging.

The complete code sequence for the store case is as follows:

lvx	vHI,rA,rB	;#	load current MSQ for update
lvsr	vP,rA,rB	;#	load the alignment vector
addi	rB,rB,16	;#	address of LSQ
lvx	vLO,rA,rB	;#	load the current LSQ's data
vspltib	v1s,-1	;#	generate the select mask bits
vspltib	v0s,0		
vperm	vMask,v0s,v1s,vP	;#	right rotate the select mask
vperm	vSrc,vSrc,vSrc,vP	;#	right rotate the data
vsel	vLO,vSrc,vLO,vMask	;#	LSQ component
vsel	vHI,vHI,vSrc,vMask	;#	MSQ component
stvx	vLO,rA,rB	;#	store LSQ
addi	rB,rB,-16	;#	address of MSQ
stvx	vHI,rA,rB	;#	store MSQ

When fetching a linear stream of misaligned quadwords, the control vector need only be computed once. Thus the time required for aligned fetches on the ends of the stream is proportioned out. None of the data fetched internally to the stream is wasted and only gets fetched once. The average time expended for a misaligned **Ivx** instruction in a long sequence approaches one **Ivx** and one **vperm** instruction.



#### 3.1.6.2 Accessing a Misaligned Quadword in Little-Endian Mode

The instruction sequences used to access misaligned quadword operands in little-endian mode are similar to those used in big-endian mode. The following instruction sequence can be used to load the misaligned quadword shown in *Figure 3-7* into a vector register in little-endian mode. The load alignment case is shown in *Figure 3-9*. The vector register **v**HI and **v**LO receive the MSQ and LSQ respectively; **v**D is the target vector register. The **lvsr** instruction uses the same address specification as the **lvx** instruction that loads **v**LO; in little-endian byte ordering this is the address of the desired misaligned quadword.

```
# Assumptions:
\# Rb = / 0 and contents of Rb = 0xB
lvx
       vLO,0,rB
                        # load LSQ
lvsr
       vP,0,rB
                        # set permute control vector
addi
                        # address of MSQ
       rB,rB,16
lvx
       vHI,0,rB
                        # load MSQ
                        # align the data
vperm
       vD,vHI,vLO,vP
```

Similarly, the following sequence of instructions stores the contents of register vD into a misaligned quadword in memory in little-endian mode.

# Assumptions:			
# rB = / 0 and	contents of rB = 0	ĸВ	
lvx	vLO,0,rB	#	load current LSQ
lvsl	vP,0,rB	#	set permute control vector
addi	rB,rB,16	#	address of MSQ
lvx	vHI,0,rB	#	load current MSQ
vspltisb	v1s,-1	#	generate the select mask bits
vspltisb	v0s,0		
vperm	vMask,v0s,v1s,vP	#	generate the select mask
vperm	vS,vS,vS,vP	#	left rotate the data
vsel	vHI,vHI,vS,vMask	#	insert MSQ component
vsel	vLO,vS,vLO,vMask	#	insert LSQ component
stvx	vHI,0,rB	#	store MSQ
addi	rB,rB,-16	#	address of LSQ
stvx	vLO,0,rB	#	store LSQ







## 3.1.6.3 Scalar Loads and Stores

No alignment is performed for scalar load or store instructions in the Vector ISA. If a vector load or store address is not properly size aligned, the suitable number of least significant bits are ignored, and a size aligned transfer occurs instead. Data alignment must be performed explicitly after being brought into the registers. No assistance is provided for aligning individual scalar elements that are not aligned on their natural boundary. The placement of scalar data in a vector element depends upon its address. That is, the placement of the addressed scalar is the same as if a load vector indexed instruction has been performed, except that only the addressed scalar is accessed (for cache-inhibited space); the values in the other vector elements are boundedly undefined. Also, data in the specified scalar is the same as if a store vector indexed instruction had been performed, except that only the scalar addressed is affected. No instructions are provided to assist in aligning individual scalar elements that are not aligned to assist in aligning individual scalar elements that are not aligned on their natural size boundary.

When a program knows the location of a scalar, it can perform the correct vector splats and vector permutes to move data to where it is required. For example, if a scalar is to be used as a source for a vector multiply (that is, each element multiplied by the same value), the scalar must be splatted into a vector register. Likewise, a scalar stored to an arbitrary memory location must be splatted into a vector register, and that register must be specified as the source of the store. This guarantees that the data appears in all possible positions of that scalar size for the store.

# 3.1.6.4 Misaligned Scalar Loads and Stores

Although no direct support of misaligned scalars is provided, the load-aligning sequence for big-endian vectors described in *Section 3.1.6.1. Accessing a Misaligned Quadword in Big-Endian Mode* can be used to position the scalar to the left vector element, which can then be used as the source for a splat. That is, the address of a scalar is also the address of the left-most element of the quadword at that address. Similarly, the read-modify-write sequences, with the mask adjusted for the scalar size, can be used to store misaligned scalars. The same is true for little-endian mode, the load-aligning sequence for little-endian vectors described *Section 3.1.6.2. Accessing a Misaligned Quadword in Little-Endian Mode* can be used to position the scalar to the right vector element, which can then be used as the source for a splat. That is, the address of a scalar is also the address of the right-most element of the quadword at that address.

**Note:** While these sequences work in cache-inhibited space, the physical accesses are not guaranteed to be atomic.

## 3.1.7 Mixed-Endian Systems

In many systems, the memory model is not as simple as the examples in this chapter. In particular, bigendian systems with subordinate little-endian buses (such as PCI) comprise a mixed-endian environment.

The basic mechanism to handle this is to use the Vector Permute (**vperm**) instruction to swap bytes within data elements. The value of the permute control vector depends on the size of the elements (8, 16, 32). That is, the permute control vector performs a parallel equivalent of the PowerPC Load Word Byte-Reverse Indexed (**Iwbrx**) instruction, within the vector registers.

The ultimate problem is when there are misaligned, mixed-endian vectors. This can be handled by applying a vector permute of the data as required for the misaligned case, followed by the swapping vector permute on that result. Note that for streaming cases, the effect of this double permute can be accomplished by computing the swapping permute of the alignment permute vector, and then applying the resulting permute control vector to incoming data.



# 3.2 Vector Floating-Point Instructions—UISA

There are two kinds of floating-point instructions defined for the PowerPC and Vector ISA—computational and noncomputational. Computational instructions consist of those operations defined by the IEEE-754 standard for 32-bit arithmetic (those that perform addition, subtraction, multiplication, and division) and the multiply-add defined by the architecture. Noncomputational floating-point instructions consist of the floating-point load and store instructions. Only the computational instructions are considered floating-point operations throughout this chapter.

The single-precision format, value representations, and computational model defined in Chapter 3, "Operand Conventions," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors* apply to vector floating-point except as follows:

- In general, no status bits are set to reflect the results of floating-point operations. The only exception is that VSCR[SAT] may be set by the Vector Convert to Fixed-Point Word instructions.
- With the exception of the two Vector Convert to Fixed-Point Word (vctuxs, vctsxs) instructions and three of the four Vector Round to Floating-Point Integer (vrfiz, vrfip, vrfim) instructions, all vector floating-point instructions that round use the round-to-nearest rounding mode.
- Floating-point exceptions cannot cause the system error handler to be invoked.

If a function is required that is specified by the IEEE standard, is not supported by Vector ISA, and cannot be emulated satisfactorily using the functions that are supported by Vector ISA, the functions provided by the floating-point processor should be used; see Chapter 4, "Addressing Modes and Instruction Set Summary," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

## 3.2.1 Floating-Point Modes

Vector ISA supports two floating-point modes of operation—a Java mode and a non-Java mode of operation that is useful in circumstances where real-time performance is more important than strict Java and IEEE-standard compliance.

When VSCR[NJ] is '0' (default), operations are performed in Java mode. When VSCR[NJ] is '1', operations are carried out in the non-Java mode.

## 3.2.1.1 Java Mode

Java compliance requires compliance with only a subset of the Java/IEEE/C9X standard. The Java subset helps simplify floating-point implementations, as follows:

- Reducing the number of operations that must be supported
- Eliminating exception status flags and traps
- Producing results corresponding to all disabled exceptions thus eliminating enabling control flags
- Requiring only round-to-nearest rounding mode eliminates directed rounding modes and the associated rounding control flags



Java compliance requires the following aspects of the IEEE standard:

- · Supporting denorms as inputs and results (gradual underflow) for arithmetic operations
- · Providing NaN results for invalid operations
- NaNs compare unordered with respect to everything, so that the result of any comparison of any NaN to any data type is always false

In some implementations, floating-point operations in Java mode may have a somewhat longer latency on normal operands and possibly much longer latency on denormalized operands than operations in non-Java mode. This means that in Java mode overall real-time response may be somewhat worse and deadline scheduling may be subject to much larger variance than non-Java mode.

#### 3.2.1.2 Non-Java Mode

In the non-Java/non-IEEE/non-C9X mode (VSCR[NJ] = '1'), gradual underflow is not performed. Instead, any instruction that would have produced a denormalized result in Java mode substitutes a correctly signed zero ( $\pm 0.0$ ) as the final result. Also, denormalized input operands are flushed to the correctly signed zero ( $\pm 0.0$ ) before being used by the instruction.

The intent of this mode is to give programmers a way to assure optimum, data-insensitive, real-time response across implementations. Another way to improved response time would be to implement denormalized operations through software emulation.

It is architecturally permitted, but strongly discouraged, for an implementation to implement only non-Java mode. In such an implementation, the VSCR[NJ] does not respond to attempts to clear it and is always read back as a '1'.

No other architecturally-visible, implementation-specific deviations from this specification are permitted in either mode.

## **3.2.2 Floating-Point Infinities**

Valid operations on infinities are processed according to the IEEE standard.

## 3.2.3 Floating-Point Rounding

All vector floating-point arithmetic instructions use the IEEE default rounding mode, round-to-nearest. The IEEE directed rounding modes are not provided.

## 3.2.4 Floating-Point Exceptions

The following floating-point exceptions may occur during execution of vector floating-point instructions.

- NaN operand exception
- Invalid operation exception
- Zero divide exception
- Log of zero exception
- · Overflow exception
- Underflow exception



If an exception occurs, a result is placed into the corresponding target element as described in the following subsections. This result is the default result specified by Java, the IEEE standard, or C9X, as applicable. Recall that denormalized source values are treated as if they were zero when VSCR[NJ] ='1'. The consequences regarding exceptions are as follows:

- Exceptions that can be caused by a zero source value can be caused by a denormalized source value when VSCR[NJ] = '1'.
- Exceptions that can be caused by a nonzero source value cannot be caused by a denormalized source value when VSCR[NJ] = '1'.

## 3.2.4.1 NaN Operand Exception

If the exponent of a floating-point number is 255 and the fraction is non-zero, then the value is a Not a Number (NaN). If the most significant bit of the fraction field of a NaN is zero, then the value is a signaling NaN (SNaN), otherwise it is a quiet NaN (QNaN). In all cases the sign of a NaN is irrelevant.

A NaN operand exception occurs when a source value for any of the following instructions is a NaN.

- A vector instruction that would normally produce floating-point results
- Either of the two, Vector Convert to Unsigned Fixed-Point Word Saturate (vctuxs) or Vector Convert to Signed Fixed-Point Word Saturate (vctsxs) instructions
- Any of the four vector floating-point compare instructions

The following actions are taken:

1. If the vector instruction would normally produce floating-point results, the corresponding result is a source NaN selected as follows. In all cases, if the selected source NaN is an SNaN it is converted to the corresponding QNaN (by setting the high-order bit of the fraction field to '1' before being placed into the target element).

if the element in register vA is a NaN
 then the result is that NaN
else if the element in register vB is a NaN
 then the result is that NaN
 else if the element in register vC is a NaN
 then the result is that NaN

- 2. If the instruction is either of the two vector convert to fixed-point word instructions (**vctuxs**, **vctsxs**), the corresponding result is 0x0000\_0000. VSCR[SAT] is not affected.
- 3. If the instruction is Vector Compare Bounds Floating-Point (**vcmpbfp[.**]), the corresponding result is 0xC000\_0000.
- 4. If the instruction is one of the other three vector floating-point compare instructions (**vcmpeqfp[.**], **vcmpf**-**gefp[.**], **vcmpbfp[.**]), the corresponding result is 0x0000\_0000.



## 3.2.4.2 Invalid Operation Exception

An invalid operation exception occurs when a source value is invalid for the specified operation. The invalid operations are as follows:

- Magnitude subtraction of infinities
- Multiplication of infinity by zero
- Vector Reciprocal Square Root Estimate Float (vrsqrtefp) of a negative, nonzero number or -X
- Log base 2 estimate (vlogefp) of a negative, nonzero number or -X

The corresponding result is the QNaN 0x7FC0\_0000. This is the single-precision format analogy of the double precision format generated QNaN described in Chapter 3, "Operand Conventions," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

## 3.2.4.3 Zero Divide Exception

A zero divide exception occurs when a Vector Reciprocal Estimate Floating-Point (**vrefp**) or Vector Reciprocal Square Root Estimate Floating-Point (**vrsqrtefp**) instruction is executed with a source value of zero.

The corresponding result is infinity, where the sign is the sign of the source value, as follows:

- $1/+0.0 \rightarrow +\infty$
- $1/-0.0 \rightarrow -\infty$
- $1/(\sqrt{+0.0}) \rightarrow +\infty$
- $1/(\sqrt{-0.0}) \rightarrow -\infty$

# 3.2.4.4 Log of Zero Exception

A log of zero exception occurs when a Vector Log Base 2 Estimate Floating-Point instruction (**vlogefp**) is executed with a source value of zero. The corresponding result is infinity. The exception cases are as follows:

- vlogefp  $\log_2(\pm 0.0) \rightarrow -\infty$
- **vlogefp**  $\log_2(-x) \rightarrow QNaN$ , where  $x \neq 0$

## 3.2.4.5 Overflow Exception

An overflow exception happens when either of the following conditions occur:

- For a vector instruction that would normally produce floating-point results, the magnitude of what would have been the result if the exponent range were unbounded exceeds that of the largest finite single-precision number.
- For either of the two Vector Convert To Fixed-Point Word instructions (**vctuxs**, **vctsxs**), either a source value is an infinity or the product of a source value and 2 unsigned immediate value (UIMM) is a number too large to be represented in the target integer format.



The following actions are taken:

- 1. If the vector instruction would normally produce floating-point results, the corresponding result is infinity, where the sign is the sign of the intermediate result.
- 2. If the instruction is Vector Convert to Unsigned Fixed-Point Word Saturate (**vctuxs**), the corresponding result is 0xFFFF\_FFFF if the source value is a positive number or +X, and is 0x0000\_0000 if the source value is a negative number or -X. VSCR[SAT] is set.
- 3. If the instruction is Vector Convert to Signed Fixed-Point Word Saturate (**vcfsx**), the corresponding result is 0x7FFF\_FFFF if the source value is a positive number or +X, and is 0x8000\_0000 if the source value is a negative number or -X. VSCR[SAT] is set.

## 3.2.4.6 Underflow Exception

Underflow exceptions occur only for vector instructions that would normally produce floating-point results. It is detected before rounding. It occurs when a nonzero intermediate result, computed as though both the precision and the exponent range were unbounded, is less in magnitude than the smallest normalized single-precision number (2<sup>-126</sup>).

The following actions are taken:

- 1. If VSCR[NJ] = '0', the corresponding result is the value produced by denormalizing and rounding the intermediate result.
- 2. If VSCR[NJ] = '1', the corresponding result is a zero, where the sign is the sign of the intermediate result.

## 3.2.5 Floating-Point NaNs

The vector floating-point data format is compliant with the Java/IEEE/C9X single-precision format. A quantity in this format can represent a signed normalized number, a signed denormalized number, a signed zero, a signed infinity, a quiet Not a Number (QNaN), or a signaling NaN (SNaN).

## 3.2.5.1 NaN Precedence

Whenever only one source operand of an instruction that returns a floating-point result is a NaN, then that NaN is selected as the input NaN to the instruction. When more than one source operand is a NaN, the precedence order for selecting the NaN is first from vA then from vB and then from vC. If the selected NaN is an SNaN, it is processed as described in *Section 3.2.5.2. SNaN Arithmetic*. If the selected NaN is a QNaN, it is processed according to *Section 3.2.5.3. QNaN Arithmetic*.

## 3.2.5.2 SNaN Arithmetic

Whenever the input NaN to an instruction is an SNaN, a QNaN is delivered as the result, as specified by the IEEE standard when no trap occurs. The delivered QNaN is an exact copy of the original SNaN except that it is quieted; that is, the most-significant bit (msb) of the fraction is set to one ('1').

## 3.2.5.3 QNaN Arithmetic

Whenever the input NaN to an instruction is a QNaN, it is propagated as the result according to the IEEE standard. All information in the QNaN is preserved through all arithmetic operations.



#### 3.2.5.4 NaN Conversion to Integer

All NaNs convert to zero on conversions to integer instructions such as vctuxs and vctsxs.

#### 3.2.5.5 NaN Production

Whenever the result of an vector operation originates a NaN (for example, an invalid operation), the NaN produced is a QNaN with the sign bit = '0', exponent field = '255', msb of the fraction field = '1', and all other bits = '0'.



#### Vector/SIMD Multimedia Extension Technology

# 4. Addressing Modes and Instruction Set Summary

This chapter describes instructions and addressing modes defined by the Vector Instruction Set Architecture (ISA) in accordance to the three levels of the PowerPC Architecture—user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA). Vector instructions are primarily UISA, and if otherwise they are noted in the chapter. These instructions are divided into the following categories:

- Vector integer arithmetic instructions—These include arithmetic, logical, compare, rotate and shift instructions, described in *Section 4.2.1 Vector Integer Instructions*.
- Vector floating-point arithmetic instructions—These include floating-point arithmetic instructions, as well as a discussion on floating-point modes, described in *Section 4.2.2 Vector Floating-Point Instructions*.
- Vector load and store instructions—These include load and store instructions for vector registers, described in *Section 4.2.3 Vector Load and Store Instructions*.
- Vector permutation and formatting instructions—These include pack, unpack, merge, splat, permute, select and shift instructions, described in *Section 4.2.5 Vector Permutation and Formatting Instructions*.
- Processor control instructions—These instructions are used to read and write from the Vector Status and Control Register, described in *Section 4.2.6 Processor Control Instructions—UISA*.
- Memory control instructions—These instructions are used for the managing of caches (user level and supervisor level), described in *Section 4.3.1 Memory Control Instructions—VEA*.

This grouping of instructions does not necessarily indicate the execution unit that processes a particular instruction or group of instructions within a processor implementation.

Vector integer instructions operate on byte, halfword, and word operands. Floating-point instructions operate on single-precision operands. The Vector ISA uses instructions that are four bytes long and word-aligned. It provides for byte, halfword, and word operand fetches and stores between memory and the vector registers (VRs).

Arithmetic and logical instructions do not read or modify memory. To use the contents of a memory location in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written to the target location using load and store instructions.





# 4.1 Conventions

This section describes conventions used for the vector instruction set. Descriptions of memory addressing, synchronization, and the VPU exception summary follow.

# 4.1.1 Execution Model

- When used with the PowerPC instructions, vector instructions can be viewed by the programmer as simply new PowerPC instructions that are freely intermixed with existing ones to provide additional features in the instruction set. PowerPC processors appear to execute instructions in program order. Some vector implementations may not allow out-of-order execution and completion. Non-data dependent vector instructions may issue and execute while longer latency previously issued instructions are still in the execution stage.
- Register renaming is useful for vector instructions to avoid stalling dispatch on false dependencies and allow maximum register name reuse in heavily unrolled loops. The execution of a sequence of instructions will not be interrupted by exceptions as the unit does not report IEEE exceptions but rather produces the default results as specified in the Java/IEEE/C9X standards. The execution of a sequence of instructions may only be interrupted by a vector load or store instruction, otherwise vector instructions do not generate any exceptions.

# 4.1.2 Computation Modes

The Vector ISA supports the following PowerPC Architecture types of implementations:

• 64-bit implementations, in that all general-purpose and floating-point registers, and some special-purpose registers (SPRs) are 64 bits long and effective addresses are 64 bits long. All 64-bit implementations have two modes of operation: the default 64-bit mode and 32-bit mode. The mode controls how an effective address is interpreted, how condition bits are set, and how the count register (CTR) is tested by branch conditional instructions.

The machine state register bit '0', MSR[SF], is used to choose between 64 and 32-bit modes. When MSR[SF] = '0', the processor runs in 32-bit mode, and when MSR[SF] = '1' the processor runs in the default 64-bit mode.

• 32-bit implementations, in that all registers except FPRs are 32 bits long and effective addresses are 32 bits long.

Instructions defined in this chapter are provided for 64-bit implementations unless otherwise stated.

# 4.1.3 Classes of Instructions

Vector instructions follow the illegal instruction class defined by the PowerPC Architecture in the section "Classes of Instructions" in Chapter 4, "Addressing Modes and Instruction Set Summary," of the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* For Vector ISA, all unspecified encodings within the major opcode (04) that are not defined are illegal PowerPC instructions. The only exclusion in defining an unspecified encoding is an unused bit in an immediate field or specifier field (///).



#### Vector/SIMD Multimedia Extension Technology

## 4.1.4 Memory Addressing

A program references memory using the effective (logical) address computed by the processor when it executes a load, store, or cache instruction, and when it fetches the next sequential instruction.

# 4.1.4.1 Memory Operands

Bytes in memory are numbered consecutively starting with zero. Each number is the address of the corresponding byte.

Memory operands may be bytes, halfwords, words, or quadwords for vector instructions. The address of a memory operand is the address of its first byte (that is, of its lowest-numbered byte). Operand length is implicit for each instruction. The Vector ISA supports both big-endian and little-endian byte ordering. The default byte and bit ordering is big-endian; see *Section 3.1.2 VPU Byte Ordering* for more information.

The natural alignment boundary of an operand of a single-register memory access instruction is equal to the operand length. In other words, the natural address of an operand is an integral multiple of the operand length. A memory operand is said to be aligned if it is aligned at its natural boundary; otherwise it is misaligned. For a detailed discussion about memory operands, see *Section 3.1 Data Organization in Memory*.

## 4.1.4.2 Effective Address Calculation

An effective address (EA) is the 64 or 32-bit sum computed by the processor when executing a memory access or when fetching the next sequential instruction. For a memory access instruction, if the sum of the EA and the operand length exceeds the maximum EA, the memory operand is considered to wrap around from the maximum EA through EA 0, as described in the Chapter 4, "Addressing Modes and Instruction Set Summary," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*.

A zero in the **r**A field indicates the absence of the corresponding address component. For the absent component, a value of zero is used for the address. This is shown in the instruction description as (**r**Al0).

In all implementations (including 32-bit mode in 64-bit implementations), the processor can modify the three low-order bits of the calculated effective address before accessing memory if the PowerPC system is operating in little-endian mode. The doublewords of a quadword may be swapped as well. See *Section 3.1.2 VPU Byte Ordering* for more information about little-endian mode.

Vector load and store operations use register indirect with index mode and boundary align to generate effective addresses. For further details see *Section 4.2.3.2 Vector Load and Store Address Generation*.



# **4.2 Vector UISA Instructions**

Vector instructions can provide additional supporting instructions to the PowerPC Architecture. This section discusses the instructions defined in the vector user instruction set architecture (UISA).

## 4.2.1 Vector Integer Instructions

The following are categories for vector integer instructions:

- Arithmetic
- Compare
- Logical
- Rotate and shift

Integer instructions use the content of the vector registers (VRs) as source operands and place results into VRs as well. Setting the Rc bit of a vector compare instruction causes the PowerPC condition register (CR) to be updated.

The vector integer instructions treat source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation. For example, Vector Add Unsigned Word Modulo (**vadduwm**) and Vector Multiply Odd Unsigned Byte (**vmuloub**) instructions interpret both operands as unsigned integers.

## 4.2.1.1 Saturation Detection

Most integer instructions have both signed and unsigned versions and many have both modulo (wraparound) and saturating clamping modes. Saturation occurs whenever the result of a saturating instruction does not fit in the result field. Unsigned saturation clamps results to zero on underflow and to the maximum positive integer value (2<sup>n</sup>-1, for example, 255 for byte fields) on overflow. Signed saturation clamps results to the smallest representable negative number (-2<sup>n-1</sup>, for example, -128 for byte fields) on underflow, and to the largest representable positive number (2<sup>n-1</sup>-1, for example, +127 for byte fields) on overflow. When a modulo instruction is used, the resultant number truncates overflow or underflow for the length (byte, halfword, word, quadword) and type of operand (unsigned, signed). The Vector ISA provides a way to detect saturation and sets the [SAT] bit in the Vector Status and Control Register (VSCR[SAT]) in a saturating instruction.

Borderline cases that generate results equal to saturation values, for example unsigned  $0+0 \rightarrow 0$  and unsigned byte  $1+254 \rightarrow 255$ , are not considered saturation conditions and do not cause VSCR[SAT] to be set.

The VSCR[SAT] can be set by the following types of integer, floating-point, and formatting instructions:

- Move to VSCR (mtvscr)
- Vector add integer with saturation (vaddubs, vadduhs, vadduws, vaddsbs, vaddsbs, vaddsws)
- Vector subtract integer with saturation (vsububs, vsubuhs, vsubuws, vsubsbs, vsubshs, vsubsws)
- Vector multiply-add integer with saturation (vmhaddshs, vmhraddshs)
- Vector multiply-sum with saturation (vmsumuhs, vmsumshs, vsumsws)
- Vector sum-across with saturation (vsumsws, vsum2sws, vsum4sbs, vsum4shs, vsum4ubs)
- Vector pack with saturation (vpkuhus, vpkuwus, vpkshus, vpkswus, vpkshss, vpkswss)
- Vector convert to fixed-point with saturation (vctuxs, vctsxs)



Note: Only instructions that explicitly call for saturation can set VSCR[SAT]. Modulo integer instructions and floating-point arithmetic instructions never set VSCR[SAT]. For further details see Section 2.2.2 Vector Status and Control Register (VSCR).

## 4.2.1.2 Vector Integer Arithmetic Instructions

Table 4-1 lists the integer arithmetic instructions for the PowerPC processors.

## Table 4-1. Vector Integer Arithmetic Instructions

Name	Mnemonic	Syntax	Operation
			Place the sum (vA[unsigned integer elements]) + (vB[unsigned integer elements]) into vD[unsigned integer elements] using modulo arithmetic.
Vector Add	vaddubm		For <b>b</b> , byte, integer length = 8 bits =1 byte, add 16 unsigned integers from <b>v</b> <sub>A</sub> to the corresponding 16 unsigned integers from <b>v</b> B
Unsigned Integer [b,h,w] Modulo	vadduhm vadduwm	vD,vA,vB	For <b>h</b> , halfword, integer length =16 bits = 2 bytes, add 8 unsigned integers from <b>v</b> A to the corresponding 8 unsigned integers from <b>v</b> B
			For w, word, integer length = 32 bits = 4 bytes, add 4 unsigned
			integers from $\mathbf{v}A$ to the corresponding 4 unsigned integers from $\mathbf{v}B$
			Note: Unsigned or signed integers can be used with these instructions
			Place the sum (vA[unsigned integer elements]) + (vB[unsigned integer elements]) into vD[unsigned integer elements] using saturate clamping mode. Saturate clamping mode means if the resulting sum is >( $2^{n}$ -1) saturate to (2 1), where n = b,hw.
Vector Add Unsigned Integer	vaddubs vadduhs	vD,vA,vB	For <b>b</b> , byte, integer length = 8 bits = 1 byte, add 16 unsigned integers from <b>v</b> to the corresponding 16 unsigned integers from vB
[b,h,w] Saturate	vadduws		For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, add 8 unsigned integers from <b>v</b> A to the corresponding 8 unsigned integers formable
			For $\mathbf{w}$ , word, integer length = 32 bits = 4 bytes, add 4 unsigned integers fro
			vA to the corresponding 4 unsigned integers from vB
			If the result saturates, VSCR[SAT] is set.
			<ul> <li>Place the sum (vA[signed integer elements]) + (vB[signed integer elements] into vD[signed integer elements] using saturate clamping mode. Saturate clamping mode means:</li> <li>if the sum is &gt;(2<sup>n-1</sup>-1) saturate to (2<sup>n-1</sup>-1) and</li> </ul>
			if $< (-2^{n-1})$ saturate to $(-2^{n-1})$ , where $n = \mathbf{b}, \mathbf{h}, \mathbf{w}$ .
Vector Add Signed Integer[b.h.w] Sat-	vaddsbs vaddshs	vD,vA,vB	For <b>b</b> , byte, integer length = 8 bits = byte, add 16 signed integers from <b>v</b> A to the corresponding 16 signed integers from <b>v</b> B
urate	vddsws		For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, add 8 signed integers fro $\mathbf{v}$ A to the corresponding 8 signed integers from $\mathbf{v}$ B
			For <b>w</b> , word, integer length = 32 bits = 4 bytes, add 4 signed integers from <b>v</b> to the corresponding 4 signed integers from <b>v</b> B If the result saturates, VSCR[SAT] is set.
Vector Add and Write Carry-out Unsigned Word	vaddcuw	vD,vA,vB	Take the carry out of summing $(vA) + (vB)$ and place it into $vD$ . For w, word, integer length = 32 bits = 2 bytes, add 4 unsigned integers fro vA to the corresponding 4 unsigned integers from vB and the resulting carr outs are correspondingly placed in vD.
			Place the unsigned integer sum ( $vA$ ) - ( $vB$ ) into $vD$ using modulo arithmetic For <b>b</b> , byte, integer length = 8 bits =1 byte, subtract 16 unsigned integers in
			vB from the corresponding 16 unsigned integers in vA
Vector Subtract Unsigned Integer Modulo	vsububm vsubuhm	vD,vA,vB	For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, subtract 8 unsigned integers in <b>v</b> B from the corresponding 8 unsigned integers in <b>v</b> A
WOQUIO	vsubuwm		For <b>w</b> , word, integer length = 32 bits = 4 bytes, subtract 4 unsigned integer in <b>v</b> B from the corresponding 4 unsigned integers in <b>v</b> A
			Note: Unsigned or signed integers can be used with these instructions



## Table 4-1. Vector Integer Arithmetic Instructions (Continued)

Name	Mnemonic	Syntax	Operation
Vector Subtract Unsigned Integer Saturate	vsububs vsubuhs vsubuws	vD,vA,vB	Place the unsigned integer sum vA - vB into vD using saturate clampin mode, that is, if the sum < '0', it saturates to '0' corresponding to b,h,w. For b, byte, integer length = 8 bits = 1 byte, subtract 16 unsigned integer vB from the corresponding 16 unsigned integers in vA For h, halfword, integer length = 16 bits = 2 bytes, subtract 8 unsigned gers in vB from the corresponding 8 unsigned integers in vA For w, word, integer length = 32 bits = 4 bytes, subtract 4 unsigned integer in vB from the corresponding 4 unsigned integers in vA
Vector Subtract Signed Integer Saturate	vsububs vsubuhs vsubuws	vD,vA,vB	Place the signed integer sum (vA) - (vB) into vD using saturate clampin mode. Saturate clamping mode means: if the sum is >( $2^{n-1}$ -1) saturate to ( $2^{n-1}$ -1) and if < (- $2^{n-1}$ ) saturate to ( $-2^{n-1}$ ), where n= b,h,w. For b, byte, integer length = 8 bits = 1 byte, subtract 16 signed integers from the corresponding 16 signed integers in vA For h, halfword, integer length = 16 bits = 2 bytes, subtract 8 signed integer in vB from the corresponding 8 signed integers in vA For w, word, integer length = 32 bits = 4 bytes, subtract 4 signed integer vB from the corresponding 4 signed integers in vA
Vector Subtract and Write Carry- out Unsigned Word	vasubcuw	vD,vA,vB	Take the carry out of the sum (vA) - (vB) and place it into vD. For w, word, integer length = 32 bits = 2 bytes, subtract 4 unsigned inte in vB from the corresponding 4 unsigned integers in vA and place the re- ing carry outs into vD.
Vector Multiply Odd Unsigned Integer [b,h] Modulo	vmuloub vmulouh	vD,vA,vB	<ul> <li>Place the unsigned integer products of (vA) × (vB) into vD using module arithmetic mode.</li> <li>For b, byte, integer length = 8 bits = 1 byte, multiply 8 odd-numbered unsigned integer byte elements from vA to the corresponding 8 odd-numbered unsigned integer byte elements from vB resulting in 8 unsigned in halfword products in vD.</li> <li>For h, halfword, integer length = 16 bits = 2 bytes, multiply 4 odd-numbursioned integer halfword elements from vA to the corresponding 4 odd bered unsigned integer halfword elements from vB resulting in 4 unsign integer word products in vD.</li> </ul>
Vector Multiply Odd Signed Inte- ger [b,h] Modulo	vmulosb vmulosh	vD,vA,vB	Place the signed integer product of $(vA) \times (vB)$ into vD using modulo ar metic mode. For <b>b</b> , byte, integer length = 8 bits = 1 byte, multiply 8 odd-numbered sign integer byte elements from vA to 8 odd-numbered signed integer byte elements from vB resulting in 8 signed integer halfword products in vD. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply 4 odd-number signed integer halfword elements from vA to 4 odd-numbered signed in halfword elements from vB resulting in 4 signed integer word products in
Vector Multiply Even Unsigned Integer [b,h] Modulo	vmuleub vmuleuh	vD,vA,vB	Place the unsigned integer products of $(vA) \times (vB)$ into $vD$ using module arithmetic mode. For <b>b</b> , byte, integer length = 8 bits = 1 byte, multiply 8 even-numbered unsigned integer byte elements from $vA$ to 8 even-numbered unsigned ger byte elements from $vB$ resulting in 8 unsigned integer halfword prod in $vD$ . For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply 4 even-numb unsigned integer halfword elements from $vA$ to 4 even numbered unsign integer half- word elements from $vB$ resulting in 4 unsigned integer word products in $vD$ .



#### Vector/SIMD Multimedia Extension Technology

## Table 4-1. Vector Integer Arithmetic Instructions (Continued)

Name	Mnemonic	Syntax	Operation
Vector Multiply Even Signed Inte- ger [b,h] Modulo	vmulesb vmulesh	vD,vA,vB	<ul> <li>Place the signed integer product of (vA) × (vB) into vD using modulo ari metic mode.</li> <li>For b, byte, integer length = 8 bits = 1 byte, multiply 8 even-numbered signed integer byte elements from vA to 8 even-numbered signed integer byte ments from vB resulting in 8 signed integer halfword products in vD.</li> <li>For h, halfword, integer length = 16 bits = 2 bytes, multiply 4 even-numb signed integer halfword elements from vA to 4 even-numbered signed integer integer halfword elements from vB resulting in 4 signed integer word products in the form vB</li></ul>
Vector Multiply- High and Add Signed Halfword Saturate	vmhaddshs	vD,vA,vB, vC	The 17 most significant bits (msb) of the product of (vA) × (vB) adds to sextended vC and places the result into vD. For h, halfword, integer length = 16 bits = 2 bytes, multiply the 8 signed words from vA with the corresponding 8 signed halfwords from vB to prova 32-bit intermediate product and then take the 17 msb(s) (bits $[0-16]$ ) of 8 intermediate products and add them to the 8 sign-extended halfwords vC, place the 8 halfword saturated results in vD. If the intermediate products as follows: > $(2^{15}-1)$ saturate to $(2^{15}-1)$ and if $< -2^{15}$ saturate to $-2^{15}$ . If the results saturates, VSCR[SAT] is set.
Vector Multiply- High Round and Add Signed Half- Word Saturate	vmhraddshs	vD,vA,vB,vC	Add the rounded product of $(vA) \times (vB)$ to sign-extended vC and place t result into vD. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply the 8 signed gers from vA to the corresponding 8 signed integers from vB and then ro the 8 immediate products by adding the value $0x0000\_4000$ to it. Then a the most significant bits (msb(s)), bits [0–16], of the 8 rounded immediat products to the 8 sign-extended values in vC and place the 8 signed half saturated results into vD. If the intermediate product is: > (2 <sup>15</sup> –1) saturate to (2 <sup>15</sup> –1) and if < -2 <sup>15</sup> saturate to -2 <sup>15</sup> . If the result saturates, VSCR[SAT] is set.
Vector Multiply- Low and Add Unsigned Half- word Modulo	vmladduhm	vD,vA,vB,vC	Add the product of $(vA) \times (vB)$ to zero-extended vC and place into vD. For h, halfword, integer length =16 bits = 2 bytes, multiply the 8 signed is gers from vA to the corresponding 8 signed integers from vB to produce 32-bit intermediate product. The 16-bit value in vC is zero-extended to 32 and added to the intermediate product and the lower 16 bits of the sum (bit [16–31]) is placed in vD. Note that unsigned or signed integers can be used with these instruction
Vector Multiply- Sum Unsigned Integer [b,h] Modulo	vmsumubm vmsumuhm	vD,vA,vB,vC	The product of $(vA) \times (vB)$ is added to zero-extended vC and placed into using modulo arithmetic. For <b>b</b> , byte, integer length = 8 bits = 1 byte, multiply 4 unsigned integer bytes from a word element in vA by the corresponding 4 unsigned integer bytes word element in vB and the sum of these products are added to the zero extended unsigned integer word element in vC and then placed the unsig integer word result into vD, following this process for each 4-word element vA and vB. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply 2 unsigned int halfwords from a word element in vA by the corresponding 2 unsigned int halfwords in a word element in vB and the sum of these products are ad to zero-extended unsigned integer word element in vC and then place th unsigned integer word result into vD, following this process for each 4 w element in vA and vB.



## Table 4-1. Vector Integer Arithmetic Instructions (Continued)

Name	Mnemonic	Syntax	Operation
Vector Multiply- Sum Signed Half- word Saturate	vmsumshs	vD,vA,vB,vC	Add the product of $(vA) \times (vB)$ to vC and place the result into vD using a rate clamping mode. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply 2 signed inter halfwords from a word element in vA by the corresponding 2 signed inter halfwords in a word element in vB. Add the sum of these products to the signed integer word element in vC and then place the signed integer word result into vD, (following this process for each 4-word element in vA and If the intermediate result is > $(2^{31}-1)$ , saturate to $(2^{31}-1)$ and if the result $-2^{31}$ , saturate to $-2^{31}$ . If the result saturates, VSCR[SAT] is set.
Vector Multiply- Sum Unsigned Halfword Saturate	vmsumuhs	vD,vA,vB,vC	Add the product of $(vA) \times (vB)$ to zero-extended vC and place the result vD using saturate clamping mode. For h, halfword, integer length = 16 bits = 2 bytes, multiply 2 unsigned in halfwords from a word element in vA by the corresponding 2 unsigned in halfwords in a word element in vB. Add the sum of these products to the extended unsigned integer word element in vC and then place the unsigned integer word result into vD, (following this process for each 4-word element vA and vB). If the intermediate result is > (2 <sup>32</sup> -1) saturate to (2 <sup>32</sup> -1). If the result saturates, VSCR[SAT] is set.
Vector Multiply- Sum Mixed Byte Modulo	vmsummbm	vD,vA,vB,vC	Add the product of $(vA) \times (vB)$ to vC and place into vD using modulo arimetic. For <b>b</b> , byte, integer length = 8 bits = 1 byte, multiply 4 signed integer byte from a word element in vA by the corresponding 4 unsigned integer byte from a word element in vB. Add the sum of these 4 signed products to the signed integer word element in vC and then place the signed integer word result into vD, following this process for each 4-word element in vA and
Vector Multiply- Sum Signed Half- word Modulo	vmsumshm	vD,vA,vB,vC	Add the product of $(vA) \times (vB)$ to $vC$ and place into $vD$ using modulo ari metic. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, multiply 2 signed inte halfwords from a word element in vA by the corresponding 2 signed inte halfwords in a word element in vB. Add the sum of these 2 products to t signed integer word element in vC and then place the signed integer wor result into vD, following this process for each 4-word element in vA and
Vector Sum Across Signed Word Saturate	vsumsws	vD,vA,vB	Place the sum of signed word elements in vA and the word in vB[96–127 vD. For w, word, integer length = 32 bits = 4 bytes, add the sum of the 4 sign integer word elements in vA to the word element in vB[96-127]. If the integrate product is > $(2^{31}-1)$ saturate to $(2^{31}-1)$ and if < $-2^{31}$ saturate to $-2^{21}$ Place the signed integer result in vD[96-127],vD[0-95] are cleared.
Vector Sum Across Partial (1/2) Signed Word Saturate	vsum2sws	vD,vA,vB	Add $vA[word 0 + word 1] + vB[word 1]$ and place in $vD[word 1]$ . Repeat add $vA[word 2 + word 3] + vB[word 3]$ and place in $vD[word 3]$ . word 0 = Bits [0-31] word 1 = Bits [32-63] word 2 = Bits [64-95] word 3 = Bits [96-127], See <i>Figure 1-3 Big-Endian Byte Ordering for a Vector Register</i> for a pictu what the word elements would look like in a vector register. Add the sum of word 0 and word 1 of vA to word 1 of vB using saturate clamping mode and place the result is into word 1 of vD. Then add the su word 2 and word 3 of (vA) to word 3 of vB using saturate clamping mode place those results into word 3 in vD. If the intermediate result for either culation is > (2 <sup>31</sup> -1) then saturate to (2 <sup>31</sup> -1) and if < -2 <sup>31</sup> then saturate 2 <sup>31</sup> .



.



#### Vector/SIMD Multimedia Extension Technology

## Table 4-1. Vector Integer Arithmetic Instructions (Continued)

Name	Mnemonic	Syntax	Operation
Vector Sum Across Partial (1/4) Unsigned Byte Saturate	vsum4ubs	vD,vA,vB	Add vA[sum of 4 byte elements in word] and vB[word element] then place in vD[word element] using saturate clamping mode. For <b>b</b> , byte, integer length = 8 bits = 1 byte, for each word element in vB, add the sum of 4 unsigned bytes in the word in vA to the unsigned word element in vB and then place the results into the corresponding unsigned word element in vD. If the intermediate result for is > $(2^{32}-1)$ it saturates to $(2^{32}-1)$ . If the result saturates, VSCR[SAT] is set.
Vector Sum Across Partial (1/4) Signed Inte- ger Saturate	vsum4sbs vsum4shs	vD,vA,vB	Add vA[sum of signed integer elements in word] and vB[word element] then place in vD[word element] using saturate clamping mode. For <b>b</b> , byte, integer length = 8 bits = 1 byte, for each word element in vB, add the sum of 4 signed bytes in the word in vA to the signed word element in vD and then place the results into the corresponding signed word element in vD. If the intermediate result is > $(2^{31}-1)$ then saturate to $(2^{31}-1)$ and if < $-2^{31}$ then saturate to $-2^{31}$ . For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, for each word element in vB, add the sum of 2 signed halfwords in the word in vA to the signed word element in vD. If the intermediate result is > $(2^{31}-1)$ then saturate to $(2^{31}-1)$ and if < $-2^{31}$ then saturate to $-2^{31}$ . If the result saturates, VSCR[SAT] is set.
Vector Average Unsigned Integer	vavgub vavguh vavguw	vD,vA,vB	Add the sum of ( $vA[unsigned integer elements]+ vB[unsigned integer elements]) +1 and place into vD using modulo arithmetic.For b, byte, integer length = 8 bits = 1 byte, add 16 unsigned integers from vA to 16 unsigned integers from vB and then add 1 to the sums and place the high order result in vD.For h, halfword, integer length = 16 bits = 2 bytes, add 8 unsigned integers from vA to 8 unsigned integers from vB and then add 1 to the sums and place the high order result in vD.For w, word, integer length = 32 bits = 4 bytes, add 4 unsigned integers from vA to 4 unsigned integers from vB and then add 1 to the sums and place the high order result in vD.For w, word, integer length = 32 bits = 4 bytes, add 4 unsigned integers from vA to 4 unsigned integers from vB and then add 1 to the sums and place the high order result in vD.$
Vector Average Signed Integer	vavgsb vavgsh vavgsw	vD,vA,vB	Add the sum of (vA[signed integer elements]+ vB[signed integer elements]) +1 and place into vD using modulo arithmetic. For b, byte, integer length = 8 bits = 1 byte, add 16 signed integers from vA to 16 signed integers from vB and then add 1 to the sums and place the high order result in vD. For h, halfword, integer length = 16 bits = 2 bytes, add 8 signed integers from vA to 8 signed integers from vB and then add 1 to the sums and place the high order result in vD. For w, word, integer length = 32 bits = 4 bytes, add 4 signed integers from vA to 4 signed integers from vB and then add 1 to the sums and place the high order result in vD.
Vector Maximum Unsigned Integer	vmaxub vmaxuh vmaxuw	vD,vA,vB	Compare the maximum of vA and vB unsigned integers for each integer value and which ever value is larger, place that unsigned integer value into vD For b, byte, integer length = 8 bits = 1 byte, compare 16 unsigned integers from vA with 16 unsigned integers from vB. For h, halfword, integer length = 16 bits = 2 bytes, compare 8 unsigned inte- gers from vA with 8 unsigned integers from vB. For w, word, integer length = 32 bits = 4 bytes, compare 4 unsigned integers from vA with 4 unsigned integers from vB.

П



#### Vector/SIMD Multimedia Extension Technology

#### Table 4-1. Vector Integer Arithmetic Instructions (Continued)

Name	Mnemonic	Syntax	Operation
Vector Maximum Signed Integer	vmaxsb vmaxsh vmaxsw	vD,vA,vB	Compare the maximum of vA and vB signed integers for each integer value and which ever value is larger, place that signed integer value into vD For b, byte, integer length = 8 bits = 1 byte, compare 16 signed integers from vA with 16 signed integers from vB For h, halfword, integer length = 16 bits = 2 bytes, compare 8 signed integer from vA with 8 signed integers from vB For w, word, integer length = 32 bits = 4 bytes, compare 4 signed integers from vA with 4 signed integers from vB
Vector Minimum Unsigned Integer	vminub vminuh vminuw	vD,vA,vB	Compare the minimum of vA and vB unsigned integers for each integer valuand which ever value is smaller, place that unsigned integer value into vD For <b>b</b> , byte, integer length = 8 bits = 1 byte, compare 16 unsigned integers from vA with 16 unsigned integers from vB For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, compare 8 unsigned integers from vA with 8 unsigned integers from vB For <b>w</b> , word, integer length = 32 bits = 4 bytes, compare 4 unsigned integer from vA with 4 unsigned integers from vB
Vector Minimum Signed Integer	vminsb vminsh vminsw	vD,vA,vB	Compare the minimum of vA and vB signed integers for each integer value and which ever value is smaller, place that signed integer value into vD. For b, byte, integer length = 8 bits = 1 byte, compare 16 signed integers fro vA with 16 signed integers from vB For h, halfword, integer length = 16 bits = 2 bytes, compare 8 signed integer from vA with 8 signed integers from vB For w, word, integer length = 32 bits = 4 bytes, compare 4 signed integers from vA with 4 signed integers from vB

## 4.2.1.3 Vector Integer Compare Instructions

The vector integer compare instructions algebraically or logically compare the contents of the elements in vector register **v**A with the contents of the elements in **v**B. Each compare result vector is comprised of TRUE (0xFF, 0xFFFF, 0xFFFFFFF) or FALSE (0x00, 0x0000, 0x0000000) elements of the size specified by the compare source operand element (byte, halfword, or word). The result vector can be directed to any vector register and can be manipulated with any of the instructions as normal data, for example, combining condition results.

Vector compares provide equal-to and greater-than predicates. Others are synthesized from these by logically combining and/or inverting result vectors.

If the record bit (Rc) is set in the integer compare instructions (shown in *Table 4-2*) it can optionally set the CR6 field of the PowerPC condition register. If Rc = '1' in the vector integer compare instruction, then CR6 is set to reflect the result of the comparison, as follows in *Table 4-2*.

CR Bit	CR6 Bit	Vector Compare
24	0	1 Relation is true for all element pairs (that is, <b>v</b> D is set to all ones)
25	1	0
26	2	1 Relation is false for all element pairs (that is, register vD is cleared)
27	3	0

*Table 4-3* summarizes the vector integer compare instructions.



П

Т

#### Vector/SIMD Multimedia Extension Technology

Name	Mnemonic	Syntax	Operation
			Compare the value in <b>v</b> A with the value in <b>v</b> B, treating the operands as unsigned integers. Place the result of the comparison into the <b>v</b> D field specified by operand <b>v</b> D.
			if $\mathbf{v}A > \mathbf{v}B$ then $\mathbf{v}D = '1's$ ; otherwise $\mathbf{v}D = '0's$
	vcmpgtub[.] vcmpgtuh[.] vcmpgtuw[.]	vD,vA,vB	If the record bit (Rc) is set in the vector compare instruction then
			vD == '1's, (all elements true) then CR6[0] is set
Vector Compare			vD == '0's, (all elements false) then CR6[2] is set
Greater than Unsigned Integer			For <b>b</b> , byte, integer length = 8 bits = 1 byte, compare 16 unsigned integers from <b>v</b> A to 16 unsigned integers from <b>v</b> B and place the results in the corresponding 16 elements in <b>v</b> D
			For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, compare 8 unsigned integers from <b>v</b> A to 8 unsigned integers from <b>v</b> B and place the results in the correspond ing 8 elements in <b>v</b> D
			For <b>w</b> , word, integer length = 32 bits = 4 bytes, compare 4 unsigned integers from <b>v</b> A to 4 unsigned integers from <b>v</b> B and place the results in the corresponding 4 elements in <b>v</b> D.
			Compare the value in <b>v</b> A with the value in <b>v</b> B, treating the operands as signed integers. Place the result of the comparison into the <b>v</b> D field specified by operand <b>v</b> D
			if $vA > vB$ then $vD = (1)s$ ; otherwise $vD = (0)s$
			If the record bit (Rc) is set in the vector compare instruction then
			vD == '1's, (all elements true) then CR6[0] is set
Vector Compare	vcmpgtsb[.]	vD,vA,vB	VD == '0's, (all elements false) then CR6[2] is set
Greater Than Signed	vcmpgtsh[.]		For <b>b</b> , byte, integer length = 8 bits = 1 byte, compare 16 signed integers from $14 \text{ tr} = 10$ signed integers from $10^{-10}$
Integer	vcmpgtsw[.]		vA to 16 signed integers from vB
			and place the results in the 16 corresponding elements in $vD$
			For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, compare 8 signed integers from <b>v</b> A to 8 signed integers from <b>v</b> B and place the results in the 8 corresponding elements in <b>v</b> D
			For w, word, integer length = 32 bits = 4 bytes, compare 4 signed integers from vA to 4 signed integers from vB and place the results in the 4 corresponding elements in vD
	vcmpequb[.] vcmpequh[.] vcmpequw[.]		Compare the value in $vA$ with the value in $vB$ , treating the operands as unsigned integers. Place the result of the comparison into the $vD$ field specified by operand $vD$ .
			if $\mathbf{v}A = \mathbf{v}B$ then $\mathbf{v}D = `1`s$ ; otherwise $\mathbf{v}D = `0`s$
			If the record bit (Rc) is set in the vector compare instruction then
			vD == '1's, (all elements true) then CR6[0] is set
			$VD == 0^{\circ}$ , (all elements false) then CR6[2] is set
Vector Compare Equal To Unsigned		vD,vA,vB	For <b>b</b> , byte, integer length = 8 bits =1 byte, compare 16 unsigned integers from <b>v</b> A to 16 unsigned integers from <b>v</b> B and place the results in the corresponding 16 elements in <b>v</b> D
Integer			For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, compare 8 unsigned integers from <b>v</b> A to 8 unsigned integers from <b>v</b> B and place the results in the corresponding 8 elements in <b>v</b> D
			For w, word, integer length= 32 bits = 4 bytes, compare 4 unsigned integers from vA to 4 unsigned integers from vB and place the results in the correspond ing 4 elements in vD.
			Note: vcmpequb[.], vcmpequh[.], and vcmpequw[.] can use both unsigned and signed integers

# Table 4-3. Vector Integer Compare Instructions



#### 4.2.1.4 Vector Integer Logical Instructions

The vector integer logical instructions shown in *Table 4-4* perform bit-parallel operations on the operands.

Name	Mnemonic	Syntax	Operation
Vector Logical AND	vand	vD,vA,vB	AND the contents of register <b>v</b> A with the contents register <b>v</b> B and place the result into register <b>v</b> D.
Vector Logical OR	vor	vD,vA,vB	OR the contents of register vA with the contents of register vB and place the result into register vD.
Vector Logical XOR	vxor	vD,vA,vB	XOR the contents of register vA with the contents of register vB and place the result into register vD.
Vector Logical AND with Complement	vandc	vD,vA,vB	AND the contents of register vA with the complement of the contents of register vB and place the result into register vD.
Vector Logical NOR	vnor	vD,vA,vB	NOR the contents of register vA with the contents of register vB and place the result into register vD.

## 4.2.1.5 Vector Integer Rotate and Shift Instructions

The vector integer rotate instructions are summarized in Table 4-5.

Table 4-5. Vector Integer Rotate Instructions
---

Name	Mnemonic	Syntax	Operation
Vector Rotate Left Inte- ger	vrib vrih v vriw	vD,vA,vB	Rotate each element in vA left by the number of bits specified in the low-order $log_2(\mathbf{n})$ bits of the corresponding element in vB. Place the result into the corresponding element of vD.
			For <b>b</b> , byte, integer length = 8 bits = 1 byte, use 16 integers from <b>v</b> A with 16 integers from <b>v</b> B
			For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, use 8 integers from <b>v</b> A with 8 integers from <b>v</b> B
			For w, word, integer length = 32 bits = 4 bytes, use 4 integers from vA with 4 integers from vB



#### Vector/SIMD Multimedia Extension Technology

The vector integer shift instructions are summarized in Table 4-6.

Name	Mnemonic	Syntax	Operation
Vector Shift Left Integer	vsib vsih vsiw	vD,vA,vB	Shift each element in vA left by the number of bits specified in the low-order $log_2(n)$ bits of the corresponding element in vB. If bits are shifted out of bit [0] of the element they are lost. Supply zeros to the vacated bits on the right. Place the result into the corresponding element of vD For b, byte, integer length = 8 bits = 1 byte, use 16 integers from vA with 16 integers from vB For h, halfword, integer length = 16 bits = 2 bytes, use 8 integers from vA with 8 integers from vB For w, word, integer length = 32 bits = 4 bytes, use 4 integers from vA with 4 integers from vB
Vector Shift Right Integer	vsrb vsrh vsrw	vD,vA,vB	Shift each element in vA right by the number of bits specified in the low-order $\log_2(\mathbf{n})$ bits of the corresponding element in vB. If bits are shifted out of bit $\mathbf{n}$ -of the element they are lost. Supply zeros to the vacated bits on the left. Place the result into the corresponding element of vD. For <b>b</b> , byte, integer length = 8 bits = 1 byte, use 16 integers from vA with 16 integers from vB For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, use 8 integers from vA with 8 integers from vB For <b>w</b> , word, integer length = 32 bits = 4 bytes, use 4 integers from vA with 4 integers from vB
Vector Shift Right Algebraic Integer	vsrab vsrah vsraw	vD,vA,vB	Shift each element in vA right by the number of bits specified in the low-order $log_2(n)$ bits of the corresponding element in vB. If bits are shifted out of bit n-of the element they are lost. Replicate bit [0] of the element to fill the vacated bits on the left. Place the result into the corresponding element of vD. For b, byte, integer length = 8 bits = 1 byte, use 16 integers from vA with 16 integers from vB For h, halfword, integer length = 16 bits = 2 bytes, use 8 integers from vA with 8 integers from vB For w, word, integer length = 32 bits = 4 bytes, use 4 integers from vA with 4 integers from vB

## 4.2.2 Vector Floating-Point Instructions

This section describes the vector floating-point instructions, that include the following:

- Arithmetic
- Rounding and conversion
- Compare
- Floating-point estimate

The vector floating-point data format complies with the ANSI/IEEE-754 standard. A quantity in this format represents: a signed normalized number, a signed denormalized number, a signed zero, a signed infinity, a quiet Not a Number (QNaN), or a signalling NaN (SNaN). Operations perform to a Java/IEEE/C9X-compliant subset of the IEEE standard, for further details on the Java or non-Java mode see *Section 3.2.1 Floating-Point Modes*. The Vector ISA does not report IEEE exceptions but rather produces default results as specified by the Java/IEEE/C9X Standard, for further details on exceptions see *Section 3.2.4 Floating-Point Exceptions*.



## 4.2.2.1 Floating-Point Division and Square-Root

Vector instructions do not have division or square-root instructions. Vector ISA implements Vector Reciprocal Estimate Floating-Point (**vrefp**) and Vector Reciprocal-Square-Root Estimate Floating-Point (**vrsqrtefp**) instructions along with a Vector Negative Multiply-Subtract Floating-Point (**vnmsubfp**) instruction assisting in the Newton-Raphson refinement of the estimates. To accomplish division simply multiply the dividend (x/y = x \* 1/y) and square-root by multiplying the original number (Đx = x \* 1/Dx). In this way, the Vector ISA provides inexpensive divides and square-roots that are fully pipelined, sub-operation scheduled, and faster even than many hardware dividers. Methods are available to further refine these to correct IEEE results, where necessary at the cost of additional software overhead.

## Floating-Point Division

The Newton-Raphson refinement step for the reciprocal  $^{1}/_{B}$  looks like this:

y1 = y0 + y0\*(1 - B\*y0), where  $y0 = recip_est(B)$ 

This is implemented in the Vector ISA as follows:

B,1)

y1 = vmaddfp(y0,t,y0)

This produces a result accurate to almost 24 bits of precision (except in the case where B is a sufficiently small denormalized number that **vrefp** generates an infinity, that, if important, must be explicitly guarded against).

To get a correctly rounded IEEE quotient from the above result, a second Newton-Raphson iteration is performed to get a correctly rounded reciprocal (y2) to the required 24 bits of precision, then the residual.

R = A - B\*Q

is computed with **vnmsubfp** (where A is the dividend, B the divisor, and Q an approximation of the quotient from  $A^*y^2$ ). The correctly rounded quotient can then be obtained.

$$Q' = Q + R*y2$$

The additional accuracy provided by the fused nature of the vector instruction multiply-add is essential to producing the correctly rounded quotient by this method.

The second Newton-Raphson iteration may ultimately not be needed but more work must be done to show that the absolute error after the first refinement step would always be less than 1 ulp (unit in the last place), that is a requirement of this method.




#### Vector/SIMD Multimedia Extension Technology

### Floating-Point Square-Root

The Newton-Raphson refinement step for reciprocal square root looks like the following:

y1 = y0 + 0.5\*y0\*(1 - B\*y0\*y0), where  $y0 = recip_sqrt_est(B)$ 

That can be implemented as follows:

- y0 = vrsqrtefp(B)
- t0 = vmaddfp(y0, y0, 0.0)
- t1 = vmaddfp(y0, 0.5, 0.0)
- t0 = vnmsubfp(B, t0, 1)
- y1 = vmaddfp(t0, t1, y0)

Various methods can further refine a correctly rounded IEEE result—all more elaborate than the simple residual correction for division, and therefore are not presented here, but most of which also benefit from the negative multiply-subtract instruction.

### 4.2.2.2 Floating-Point Arithmetic Instructions

The floating-point arithmetic instructions are summarized in Table 4-7.

Name	Mnemonic	Syntax	Operation
Vector Add Floating- Point	vaddfp	vD,vA,vB	Add the 4-word (32-bit) floating-point elements in vA to the 4-word (32-bit) floating-point elements in vB. Round the four intermediate results to the nearest single-precision number and placed into vD.
Vector Subtract Floating-Point	vsubfp	vD,vA,vB	The 4-word (32-bit) floating-point values in vB are subtracted from the 4 32-bit values in vB. The four intermediate results are rounded to the nearest single-precision floating-point and placed into vD.
Vector Maximum Floating-Point	vmaxfp	vD,vA,vB	Compare each of the 4 single-precision word elements in vA to the corresponding 4 single-precision word elements in vB For each of the four elements, place the larger value within each pair into vD. vmaxfp is sensitive to the sign of 0.0. When both operands are $\pm 0.0$ : max( $+0.0,\pm 0.0$ ) = max( $\pm 0.0,\pm 0.0$ ) $\Rightarrow \pm 0.0$ max( $-0.0,-0.0$ ) $\Rightarrow -0.0$ max(NaN,x) $\Rightarrow$ QNaN where x = any value
Vector Minimum Floating-Point	vminfp	vD,vA,vB	Compare each of the 4 single-precision word elements in vA to the corresponding 4 single-precision word elements in vB For each of the four elements, place the smaller value within each pair into vD. vminfp is sensitive to the sign of 0.0. When both operands are $\pm 0.0$ : min( $-0.0, \pm 0.0$ ) = min( $\pm 0.0, -0.0$ ) $\Rightarrow -0.0$ min( $+0.0, +0.0$ ) $\Rightarrow +0.0$ min(NaN,x) $\Rightarrow$ QNaN where x = any value

Table 4-7.	Floating-Point Arithmetic	c Instructions



#### 4.2.2.3 Vector Floating-Point Multiply-Add Instructions

Vector multiply-add instructions are critically important to performance since a multiply followed by a data dependent addition is the most common idiom in DSP algorithms. In most implementations, floating-point multiply-add instructions will perform with the same latency as either a multiply or add alone, thus doubling performance in comparing to the otherwise serial multiply and adds.

Vector floating-point multiply-adds instructions fuse (a multiply-add fuse implies that the full product participates in the add operation without rounding, only the final result rounds). This not only simplifies the implementation and reduces latency (by eliminating the intermediate rounding), but also increases the accuracy compared to separate multiply and adds.

Be careful as Java-compliant programs cannot use multiply-add instructions fused directly because Java requires both the product and sum to round separately. Thus to achieve strict Java compliance, perform the multiply and add with separate instructions.

To realize multiply in the Vector ISA use multiply-add instructions with a zero addend (for example, **vmaddfp** vD,vA,vC,vB where (vB = 0.0)).

**Note:** In order to use multiply-add instructions to perform an IEEE or Java-compliant multiply, the addend must be -0.0. This is necessary to insure that the sign of a zero result is correct when the product is either +0.0 or -0.0 (+0.0 + -0.0  $\Rightarrow$  +0.0, and -0.0 + -0.0  $\Rightarrow$  -0.0). When the sign of a resulting 0.0 is not important, then use +0.0 as the addend that may, in some cases, avoiding the need for a second register to hold a -0.0 in addition to the integer 0/floating-point +0.0 that may already be available.

The floating-point multiply-add instructions are summarized in Table 4-8.

### Table 4-8. Vector Floating-Point Multiply-Add Instructions

Name	Mnemonic	Syntax	Operation
Vector Multiply- Add Floating-Point	vmaddfp	vD,vA,vC,vB	Multiply the four word floating-point elements in <b>v</b> A by the corresponding four word elements in <b>v</b> C. Add the four word elements in <b>v</b> B to the four intermediate products. Round the results to the nearest single-precision numbers and place the corresponding word elements into <b>v</b> D.
Vector Negative Multiply- Subtract Floating-Point	vmmsubfp	vD,vA,vC,vB	Multiply the four word floating-point elements in <b>v</b> A by the corresponding four word elements in <b>v</b> C. Subtract the four word floating-point elements in <b>v</b> B from the four intermediate products and invert the sign of the difference. Round the results to the nearest single-precision numbers and place the corresponding word elements into <b>v</b> D.



#### Vector/SIMD Multimedia Extension Technology

### 4.2.2.4 Vector Floating-Point Rounding and Conversion Instructions

All vector floating-point arithmetic instructions use the IEEE default rounding mode, round-to-nearest. The Vector ISA does not provide the IEEE directed rounding modes.

The Vector ISA provides separate instructions for converting floating-point numbers to integral floating-point values for all IEEE rounding modes as follows:

- Round-to-nearest (vrfin) (round)
- Round-toward-zero (vrfiz) (truncate)
- Round-toward-minus-infinity (vrfim) (floor)
- Round-toward-positive-infinity (vrfip) (ceiling).

Floating-point conversions to integers (**vctuxs**, **vctsxs**) use round-toward-zero (truncate). The floating-point rounding instructions are shown in *Table 4-9*.

#### Table 4-9. Vector Floating-Point Rounding and Conversion Instructions

Name	Mnemonic	Syntax	Operation
Vector Round to Floating-Point Integer Nearest	vrfin	vD,vB	Round to the nearest the four word floating-point elements in $vB$ and place the four corresponding word elements into $vD$ .
Vector Round to Floating-Point Integer toward Zero	vrfiz	vD,vB	Round towards zero the four word floating-point elements in $\mathbf{v}B$ and place the four corresponding word elements into $\mathbf{v}D$ .
Vector Round to Floating-Point Integer toward Positive Infinity	vrfip	vD,vB	Round towards +Infinity the four word floating-point elements in $vB$ and place the four corresponding word elements into $vD$ .
Vector Round to Floating-Point Integer toward Minus Infinity	vrfim	vD,vB	Round towards -Infinity the four word floating-point elements in ${f v}B$ and place the four corresponding word elements into ${f v}D.$
Vector Convert from Unsigned Fixed-Point Word	vcfux	vD,vB, UIMM	Convert each of the four unsigned fixed-point integer word elements in <b>v</b> B to the nearest single-precision value. Divide the result by $2^{UIMM}$ and place into the corresponding word element of <b>v</b> D.
Vector Convert from Signed Fixed-Point Word	vcfsx	vD,vB, UIMM	Convert each signed fixed-point integer word element in <b>v</b> B to the nearest single-precision value. Divide the result by $2^{\text{UIMM}}$ and place into the corresponding word element of <b>v</b> D.
Vector Convert to Unsigned Fixed-Point Word Saturate	vctuxs	vD,vB, UIMM	Multiply each of the four single-precision word elements in <b>v</b> B by 2 <sup>UIMM</sup> . The products are converted to unsigned fixed-point integers using the Round toward Zero mode. If the intermediate results are > $2^{32}$ -1 saturate to $2^{32}$ -1 and if it is < '0' saturate to 0. Place the unsigned integer results into the corresponding word elements of <b>v</b> D.
Vector Convert to Signed Fixed-Point Word Saturate	vctsxs	vD,vB, UIMM	Multiply each of the four single-precision word elements in <b>v</b> B by 2 <sup>UIMM</sup> . The products are converted to signed fixed-point integers using Round toward Zero mode. If the intermediate results are > $2^{32}$ -1 saturate to $2^{32}$ -1 and if it is < $-2^{31}$ saturate to $-2^{31}$ . Place the unsigned integer results into the corresponding word elements of <b>v</b> D.



#### 4.2.2.5 Vector Floating-Point Compare Instructions

This section describes floating-point unordered compare instructions.

All vector floating-point compare instructions (**vcmpeqfp**, **vcmpgtfp**, **vcmpgefp**, and **vcmpbfp**) return FALSE if either operand is a NaN. Not-equal-to, not-greater-than, not-greater-than-or-equal-to, and not-in-bounds NaNs compare to everything, including themselves.

Compares always return a Boolean mask (TRUE = 0x\_FFFF\_FFF, FALSE =  $0x_0000_0000$ ) and never return a NaN. The **vcmpeqfp** instruction is recommended as the Isnan(**v**X) test. No explicit unordered compare instructions or traps are provided. However, the greater-than-or-equal-to predicate ( $\geq$ ) (**vcmpgefp**) is provided—in addition to the > and = predicates available for integer comparison—specifically to enable IEEE unordered comparison that would not be possible with just the > and = predicates. *Table 4-10* lists the six common mathematical predicates and how they would be realized in vector/SIMD code.

#### Table 4-10. Common Mathematical Predicates

Case	Mathematical Predicate	Vector Realization	Relations			
Case	Mathematical Fredicate		a>b	a <b< td=""><td>a=b</td><td>?</td></b<>	a=b	?
1	a = b	a = b	F	F	Т	F
2	a ≠ b (?<>)	¬ (a = b)	Т	Т	F	т
3	a > b	a > b	т	F	F	F
4	a < b	b > a	F	Т	F	F
5	a≥b	¬ (b > a)	Т	F	Т	*T
6	a≤b	¬ (a > b)	F	т	т	*T
5a	a≥b	a≥b	Т	F	Т	F
6a	a≤b	b≥a	F	Т	Т	F

Note: \* Cases 5 and 6 implemented with greater-than (vcmpgtfp and vnor) would not yield the correct IEEE result when the relation is unordered.

Table 4-11 shows the remaining eight useful predicates and how they might be realized in vector/SIMD code.

Case Predicate	Vector Realization		Relations			
Case	Fledicale		a>b	a <b< td=""><td>a=b</td><td>?</td></b<>	a=b	?
7	a?b	¬ ((a=b) ∨ (b>a) ∨ (a>b))	F	F	F	т
8	a <> b	$(a \ge b) \oplus (b \ge a)$	т	т	F	F
9	a <=> b	$(a \ge b) \lor (b \ge a)$	т	т	т	F
10	a ?> b	¬ (b ≥ a)	Т	F	F	Т
11	a ?>= b	¬ (b > a)	т	F	т	т
12	a ?< b	¬ (a ≥ b)	F	Т	F	Т
13	a ?<= b	¬ (a > b)	F	Т	Т	Т
14	a ?= b	¬ ((a > b) ∨ (b > a))	F	F	Т	Т



#### Vector/SIMD Multimedia Extension Technology

The vector floating-point compare instructions compares the elements in two vector registers word-by-word, interpreting the elements as single-precision numbers. With the exception of the Vector Compare Bounds Floating-Point (**vcmpbfp**) instruction they set the target vector register, and CR[6] if Rc = '1', in the same manner as do the vector integer compare instructions.

The Vector Compare Bounds Floating-Point (**vcmpbfp**) instruction sets the target vector register, and CR[6] if Rc = '1', to indicate whether the elements in **v**A are within the bounds specified by the corresponding element in **v**B, as explained in the instruction description. A single-precision value x is said to be within the bounds specified by a single-precision value y if (-y≤x≤y).

The floating-point compare instructions are summarized in Table 4-12.

Table 4-12. Vector Floating-Point Compare Instructions

Name	Mnemonic	Syntax	Operation
Vector Compare Greater Than Floating- Point [Record]	vcmpgtfp[.]	vD,vA, vB	Compare each of the 4 single-precision word elements in vA to the corresponding four single-precision word elements in vB For each element, if vA > vB then set the corresponding element in vD to all 1's otherwise clear the element in vD to all 0's If the record bit (Rc = '1') is set in the vector compare instruction, then vD == 1, (all elements true) then CR6[0] is set vD == 0, (all elements false) then CR6[2] is set
Vector Compare Equal to Floating-Point [Record]	vcmpeqfp[.]	vD,vA, vB	Compare each of the 4 single-precision word elements in vA to the correspond- ing 4 single-precision word elements in vB. For each element, if vA = vB then set the corresponding element in vD to all 1's otherwise clear the element in vD to all 0's If the record bit (Rc = '1') is set in the vector compare instruction then vD == 1, (all elements true) then CR6[0] is set vD == 0, (all elements false) then CR6[2] is set
Vector Compare Greater Than or Equal to Floating-Point [Record]	vcmpgeqfp[.]	vD,vA, vB	Compare each of the 4 single-precision word elements in vA to the correspond- ing 4 single-precision word elements in vB. For each element, if vA >= vB then set the corresponding element in vD to all 1's otherwise clear the element in vD to all 0's If the record bit (Rc = '1') is set in the vector compare instruction then vD == 1, (all elements true) then CR6[0] is set vD == 0, (all elements false) then CR6[2] is set
Vector Compare Bounds Floating-Point [Record]	vcmpbfp[.]	vD,vA, vB	Compare each of the 4 single-precision word elements in vA to the corresponding single-precision word elements in vB. A 2-bit value is formed that indicates whether the element in vA is within the bounds specified by the element in vB, as follows. Bit [0] of the two-bit value is cleared if the element in vA is <= to the element in vB, and is set otherwise. Bit [1] of the two-bit value is cleared if the element in vA is >= to the negation of the element in vB, and is set otherwise. The two-bit value is placed into the high-order two bits of the corresponding word element of vD and the remaining bits of the element are cleared to '0'. If Rc='1', CR6[2] is set when all four elements in vA are within the bounds specified by the corresponding element in vB



#### 4.2.2.6 Vector Floating-Point Estimate Instructions

The floating-point estimate instructions are summarized in Table 4-13.

#### Table 4-13. Vector Floating-Point Estimate Instructions

Name	Mnemonic	Syntax	Operation
Vector Reciprocal Estimate Floating-Point	vrefp	<b>v</b> D, <b>v</b> B	Place estimates of the reciprocal of each of the four word floating-point source elements in $\nu B$ in the corresponding four word elements in $\nu D$ .
Vector Reciprocal Square Root Estimate Floating-Point	vrsqrtefp	vD,vB	Place estimates of the reciprocal square-root of each of the four word source elements in $vB$ in the corresponding four word elements in $vD$ .
Vector Log2 Estimate Floating-Point	vlogefp	vD,vB	Place estimates of the base 2 logarithm of each of the four word source elements in $vB$ in the corresponding four word elements in $vD$ .
Vector 2 Raised to the Exponent Estimate Floating-Point	vexptefp	vD,vB	Place estimates of 2 raised to the power of each of the four word source elements in $vB$ in the corresponding four word elements in $vD$ .

#### 4.2.3 Vector Load and Store Instructions

Only very basic load and store operations are provided in the Vector ISA. This keeps the circuitry in the memory path fast so the latency of memory operations will be low. Instead, a powerful set of field manipulation instructions are provided to manipulate data into the desired alignment and arrangement after the data has been brought into the vector registers.

- Load vector indexed (**Ivx**, **IvxI**) and store vector indexed (**stvx**, **stvxI**) instructions transfer an aligned quadword vector between memory and vector registers. Load vector element indexed (**Ivebx**, **Ivebx**, **Ivewx**) and store vector element indexed instructions (**stvebx**, **stvehx**, **stvewx**) transfer byte, halfword, and word scalar elements between memory and vector registers.
- All vector loads and vector stores use the index (rAl0 + rB) addressing mode to specify the target memory address. The Vector ISA does not provide any update forms. An **Ivebx**, **Ivehx**, or **Ivewx** instruction transfers a scalar data element from memory into the destination vector register, leaving other elements in the vector with boundedly-undefined values. A **stvebx**, **stvehx**, or **stvewx** instruction transfers a scalar data element from the source vector register to memory leaving other elements in the quadword unchanged. No data alignment occurs, that is, all scalar data elements are transferred directly on their natural memory byte-lanes to or from the corresponding element in the vector register. quadword memory accesses made by **Ivx**, **IvxI**, **stvx**, and **stvxI** instructions are not guaranteed to be atomic.

#### 4.2.3.1 Alignment

All memory references must be size aligned. If a vector load or store address is not properly size aligned, the suitable number of least significant bits are ignored, and a size aligned transfer occurs instead. Data alignment must be performed explicitly after being brought into the registers. No assistance is provided to assist in aligning individual scalar elements that are not aligned on their natural size boundary. However, assistance is provided for justifying non-size-aligned vectors. This is provided through the special Load Vector for Shift Left (**IvsI**) and Load Vector for Shift Right (**Ivsr**) instructions that compute the proper Vector Permute (**vperm**) control vector from the misaligned memory address. For details on how to use these instructions to align data see *Section 3.1.6 Quadword Data Alignment*.



The **Ivx**, **IvxI**, **stvx**, and **stvxI** instructions can be used to move all sorts of data, not just multimedia data, in typical PowerPC environments. Therefore, because vector loads and stores are size-aligned, care should be taken to align data on even quadword boundaries for maximum performance.

### 4.2.3.2 Vector Load and Store Address Generation

Vector load and store operations generate effective addresses using register indirect with index mode.

All vector load and store instructions use register indirect with index addressing mode that cause the contents of two general-purpose registers (specified as operands rA and rB) to be added in the generation of the effective address (EA). A zero in place of the rA operand causes a zero to be added to the contents of the GPR specified in rB. The option to specify rA or '0' is shown in the instruction descriptions as (rAl0). If the address becomes unaligned, for a halfword, word, or quadword, when combining addresses (rAl0 + rB), the effective address is ANDed with the appropriate zero values to boundary align the address and is summarized in *Table 4-14*.

	Operand	Effective Address Bit	Setting
1.1	Indexed Halfword	EA[63]	,0,
1	Indexed Word	EA[62-63]	,00,
1	Indexed Quadword	EA[60–63]	ʻ0000'

Table 4-14. Effective Address Alignment

Figure 4-1 shows how an effective address is generated when using register indirect with index addressing.







### 4.2.3.3 Vector Load Instructions

For vector load instructions, the byte, halfword, or word addressed by the effective address (EA) is loaded into  $\mathbf{v}$ D.

The default byte and bit ordering is big-endian as in the PowerPC Architecture; see *Section 3.1.2 VPU Byte Ordering* for information about little-endian byte ordering.

Table 4-15 summarizes the vector load instructions.

Table 4-15. Vector Load Instructions

Name	Mnemonic	Syntax	Operation
Load Vector Element Integer Indexed	lvebx lvehx lvewx	vD,rA,rB	The EA is the sum (rAl0) + (rB). Load the byte, halfword, or word in memory addressed by the EA into the low-order bits of vD. The remaining bits in vD are set to boundedly undefined values. Because memory must stay aligned, the EA is set to default to alignment: For <b>b</b> , byte, integer length = 8 bits = 1 byte For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, EA[62-63] is set to '0' For <b>w</b> , word, integer length= 32 bits = 4 bytes, EA[61-63] is set to '00'
Load Vector Element Indexed	lvx	vD,rA,rB	The EA is the sum (rAl0) + (rB). Because memory needs to stay aligned, the EA is set to default to alignment: Integer length =128 bits = 16 bytes, the EA[60-63] is set to '0000'. If the processor is in big-endian mode, load the quadword in memory addressed by the EA into vD. If the processor is in little-endian mode, load the doubleword in memory addressed by EA into vD[64–127] and load the doubleword in memory addressed by EA+8 into vD[0–63].
Load Vector Element Indexed Last	lvxl	vD,rA,rB	The EA is the sum (rAl0) + (rB). Integer length = 128 bits = 16 bytes, the EA[60-63] is set to '0000'. IvxI provides a hint that the quadword in the memory addressed by the effective address will probably not be needed again by the program in the near future. If the processor is in big-endian mode, load the quadword in memory addressed by the EA into vD. If the processor is in little-endian mode, load the doubleword in memory addressed by EA into vD[64–127] and load the doubleword in memory addressed by EA+8 into vD[0–63].

The **IvsI** and **Ivsr** instructions can be used to create the permute control vector to be used by a subsequent **vperm** instruction. Let X and Y be the contents of **v**A and **v**B specified by **vperm**. The control vector created by **IvsI** causes the **vperm** to select the high-order 16 bytes of the result of shifting the 32-byte value X || Y left by sh bytes (sh = the value in EA[60-63]). The control vector created by **Ivsr** causes the **vperm** to select the high-order 16 bytes of the result of shifting X || Y right by sh bytes.

These instructions can also be used to rotate or shift the contents of a vector register left **lvsl** or right **lvsr** by sh bytes. For rotating, the vector register to be rotated should be specified as both the vA and the vB register for **vperm**. For shifting left, the vB register for **vperm** should be a register containing all zeros and vA should contain the value to be shifted, and vice versa for shifting right. For further examples on how to align the data see *Section 3.1.6 Quadword Data Alignment*. The default byte and bit ordering is big-endian as in the PowerPC Architecture; see *Section 3.1.2.2 Little-Endian Byte Ordering* for information about little-endian byte ordering.



### Vector/SIMD Multimedia Extension Technology

*Table 4-16* summarizes the vector alignment instructions.

Table 4-16. Vector Load Instructions Supporting Alignment	Table 4-16.	Vector Load	Instructions	Supporting	Alianment
---	-------------	-------------	--------------	------------	-----------

Name	Mnemonic	Syntax	Operation
Load Vector for Shift Left	lvsl	vD,rA,rB	The EA is the sum (rAl0) + (rB). The EA[60–63] = sh, then based on a table lookup place the value in vD if sh = 0x0 then (vD)0:127 <- 0x000102030405060708090A0B0C0D0E0F if sh = 0x1 then (vD)0:127 <- 0x0102030405060708090A0B0C0D0E0F10 if sh = 0x2 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F10111 if sh = 0x3 then (vD)0:127 <- 0x030405060708090A0B0C0D0E0F101112 if sh = 0x4 then (vD)0:127 <- 0x0405060708090A0B0C0D0E0F101112131 if sh = 0x5 then vD)0:127 <- 0x05060708090A0B0C0D0E0F1011121314 if sh = 0x6 then (vD)0:127 <- 0x060708090A0B0C0D0E0F101112131415 if sh = 0x6 then (vD)0:127 <- 0x060708090A0B0C0D0E0F101112131415 if sh = 0x6 then (vD)0:127 <- 0x060708090A0B0C0D0E0F10111213141516 if sh = 0x8 then (vD)0:127 <- 0x08090A0B0C0D0E0F1011121314151617 if sh = 0x8 then (vD)0:127 <- 0x08090A0B0C0D0E0F1011121314151617 if sh = 0x8 then (vD)0:127 <- 0x00800C0D0E0F10111213141516171819 if sh = 0x8 then (vD)0:127 <- 0x00B0C0D0E0F10111213141516171819 if sh = 0x8 then (vD)0:127 <- 0x00B0C0D0E0F10111213141516171819 if sh = 0x8 then (vD)0:127 <- 0x00B0C0D0E0F10111213141516171819 if sh = 0x8 then (vD)0:127 <- 0x00B0C0D0E0F101112131415161718191A if sh = 0x6 then (vD)0:127 <- 0x00B0C0D0E0F101112131415161718191A1B1C if sh = 0x6 then (vD)0:127 <- 0x00B0C0D0E0F101112131415161718191A1B1C if sh = 0x6 then (vD)0:127 <- 0x00D0E0F101112131415161718191A1B1C if sh = 0x6 then (vD)0:127 <- 0x00E0F101112131415161718191A1B1C if sh = 0x6 then (vD)0:127 <- 0x00E0F101112131415161718191A1B1C1D1E
Load Vector for Shift Right	lvsr	vD,rA,rB	The EA is the sum (rAl0) + (rB). The EA[60–63] = sh, then based on the table lookup below place the value in vD if sh = 0x0 then (vD)0:127 <- 0x101112131415161718191A1B1C1D1E1F if sh = 0x1 then (vD)0:127 <- 0x0F101112131415161718191A1B1C1D1E if sh = 0x2 then (vD)0:127 <- 0x0E0F101112131415161718191A1B1C1D if sh = 0x3 then (vD)0:127 <- 0x0C0D0E0F101112131415161718191A1B1C if sh = 0x4 then (vD)0:127 <- 0x0B0C0D0E0F101112131415161718191A1B if sh = 0x5 then (vD)0:127 <- 0x0A0B0C0D0E0F101112131415161718191A if sh = 0x6 then (vD)0:127 <- 0x0A0B0C0D0E0F10111213141516171819 if sh = 0x7 then (vD)0:127 <- 0x090A0B0C0D0E0F101112131415161718 if sh = 0x8 then (vD)0:127 <- 0x0708090A0B0C0D0E0F1011121314151617 if sh = 0x8 then (vD)0:127 <- 0x030405060708090A0B0C0D0E0F10111213141516 if sh = 0x8 then (vD)0:127 <- 0x030405060708090A0B0C0D0E0F101112131415 if sh = 0x8 then (vD)0:127 <- 0x030405060708090A0B0C0D0E0F1011121314 if sh = 0x8 then (vD)0:127 <- 0x030405060708090A0B0C0D0E0F1011121314 if sh = 0x8 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F1011121314 if sh = 0x8 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F1011121314 if sh = 0x8 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F10111213 if sh = 0x8 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F101112 if sh = 0x8 then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F101112 if sh = 0xF then (vD)0:127 <- 0x02030405060708090A0B0C0D0E0F1011 if sh = 0xF then (vD)0:127 <- 0x0102030405060708090A0B0C0D0E0F10



### 4.2.3.4 Vector Store Instructions

For vector store instructions, the contents of vector register used as a source (**v**S) are stored into the byte, halfword, word or quadword in memory addressed by the effective address (EA). *Table 4-17* provides a summary of the vector store instructions.

### Table 4-17. Vector Store Instructions

Name	Mnemonic	Syntax	Operation	
Store Vector Element Integer Indexed	stvebx stvehx vS,rA,rB stvewx		The EA is the sum (rAl0) + (rB). Store the contents of the low-order bits of vS into the integer in memory addressed by the EA. Because memory needs to stay aligned, the EA is set to default to alignment: For b, byte, integer length = 8 bits =1 byte, For h, halfword, integer length = 16 bits = 2 bytes, EA[62–63] is set to '0' For w, word, integer length = 32 bits = 4 bytes, EA[61–63] is set to '00'	
Store Vector Element Indexed	stvx	vS,rA,rBThe EA is the sum (rAl0) + (rB). Store the contents of vS into memory addressed by the EA. Integer length = 128 bits = 16 bytes, the EA[60–63] is set to '0 If the processor is in big-endian mode, the contents of register into the quadword addressed by EA. If the processor is in little-endian mode, store the contents of v the doubleword in memory addressed by EA, and store the co vS[0-63] into the doubleword in memory addressed by EA+8.		
Store Vector Element Indexed Last <b>stvxI</b> vS,rA,rB		vS,rA,rB	The EA is the sum (rAl0) + (rB). Integer length = 128 bits = 16 bytes, the EA[60–63] is set to '0000'. <b>stvxl</b> provides a hint that the quadword in the memory addressed by EA will probably not be needed again by the program in the near future. If the processor is in big-endian mode, the contents of vS are stored into the quadword in memory addressed by the EA. If the processor is in little-endian mode, store the contents of vS[64-127] into the doubleword in memory addressed by EA, and store the contents of vS[0-63] into the doubleword in memory addressed by EA+8.	

### 4.2.4 Control Flow

Vector instructions can be freely intermixed with existing PowerPC instructions to form a complete program. Vector instructions do provide a vector compare and select mechanism to implement conditional execution as the preferred mechanism to control data flow in vector programs. And vector compare instructions can update the condition register thus providing the communication from vector execution units to PowerPC branch instructions necessary to modify program flow based on vector data.

### 4.2.5 Vector Permutation and Formatting Instructions

Vector pack, unpack, merge, splat, permute, and select can be used to accelerate various vector math and vector formatting. Details of the various instructions follow.

### 4.2.5.1 Vector Pack Instructions

Halfword vector pack instructions (**vpkuhum**, **vpkuhus**, **vpkshus**, **vpkshss**) truncate the sixteen halfwords from two concatenated source operands producing a single result of sixteen bytes (quadword) using either modulo(2<sup>8</sup>), 8-bit signed-saturation, or 8-bit unsigned-saturation to perform the truncation. Similarly, word



#### Vector/SIMD Multimedia Extension Technology

vector pack instructions (vpkuwum, vpkuwus, vpkswus, vpksws) truncate the eight words from two concatenated source operands producing a single result of eight halfwords using modulo(2^16), 16-bit signed-saturation, or 16-bit unsigned-saturation to perform the truncation.

One special purpose form of Vector Pack Pixel (vpkpx) instruction is provided that packs eight 32-bit (8/8/8/8) pixels from two concatenated source operands into a single result of eight 16-bit 1/5/5/5  $\alpha$ RGB pixels. The least significant bit of the first 8-bit element becomes the 1-bit  $\alpha$  field, and each of the three 8-bit R, G, and B fields are reduced to 5 bits by discarding the 3 least significant bits.

Table 4-18 describes the vector pack instructions.

Name	Mnemonic	Syntax	Operation	
Vector Pack Unsigned Integer [h,w] Unsigned Modulo	vpkuhum vpkuwum			
Vector Pack Unsigned Integer [h,w] Unsigned Saturate			Concatenate he low-order unsigned integers of vA and the low-order unsigned integers of vB and place into vD using unsigned saturate clamping mode. vA is placed in the lower order doubleword of vD and vB is placed into the higher order doubleword of vD. For h, halfword, integer length = 16 bits = 2 bytes, 8 unsigned integers, in other words the 8 low-order bytes of the halfwords from vA and vB For w, word, integer length = 32 bits = 4 bytes, 4 unsigned integers, in other words the 4 low-order words of the halfwords from vA and vB	
Vector Pack Signed Integer [h,w] Unsigned Saturate	vpkshus vpkswus	vD, vA, vB	Concatenate the low-order signed integers of vA and the low-order signed integers of vB and place into vD using unsigned saturate clamping mode. vA is placed in the lower order doubleword of vD and vB is placed into the higher order doubleword of vD. For h, halfword, integer length = 16 bits = 2 bytes, 8 signed integers, in other words the 8 low-order bytes of the halfword from vA and vB For w, word, integer length = 32 bits = 4 bytes, 4 signed integers, in other words the 4 low-order halfwords of the words from vA and vB	
Vector Pack Signed Integer [h,w] Unsigned Saturate	vpkshss vpkswss	vD, vA, vB	Concatenate the low-order signed integers of vA and the low-order signed integers of vB are concatenated and place into vD using signed saturate clamping mode. vA is placed in the lower order doubleword of vD and vB is placed into the higher order doubleword of vD. For h, halfword, integer length = 16 bits = 2 bytes, 8 signed integers, in other words the 8 low-order bytes of the halfword from vA and vB For w, word, integer length = 32 bits = 4 bytes, 4 signed integers, in other words the 4 low-order halfwords of the words from vA and vB	
Vector Pack Pixel	or Pack Pixel <b>vpkpx vD, vA, vB</b> Each word eleme into <b>v</b> D. Each wo [bit [7] of the first [bits [0–4] of the s [bits [0–4] of the s [bits [0–4] of the f <b>vA</b> halfwords are are placed into th For <b>h</b> , halfword, in words the 8 low-operations.		Each word element in vA and vB is packed to 16 bits and the halfword is placed into vD. Each word from vA and vB is packed to 16 bits in the following order: [bit [7] of the first byte (bit 7 of the word)] [bits [0–4] of the second byte (bits [8–12] of the word) [bits [0–4] of the third byte (bits [16–20] of the word)] [bits [0–4] of the fourth byte (bits [24–28] of the word)] vA halfwords are placed in the lower order doubleword of vD and vB halfwords are placed into the higher order doubleword of vD. For h, halfword, integer length = 16 bits = 2 bytes, 8 signed integers, in other words the 8 low-order bytes of the halfword from vA and vB For w, word, integer length = 32 bits = 4 bytes, 4 signed integers, in other words the 4 low-order halfwords of the words from vA and vB	

Table 4-18. Vector Pack Instructions



### 4.2.5.2 Vector Unpack Instructions

Byte vector unpack instructions unpack the 8 low bytes (or 8 high bytes) of one source operand into 8 halfwords using sign extension to fill the MSB(s). Halfword vector unpack instructions unpack the 4 low halfwords (or 4 high halfwords) of one source operand into 4 words using sign extension to fill the msb(s).

A special purpose form of vector unpack is provided, the Vector Unpack Low Pixel (**vupklpx**) and the Vector Unpack High Pixel (**vupkhpx**) instructions for  $1/5/5/5 \alpha$ RGB pixels. The 1/5/5/5 pixel vector unpack, unpacks the four low 1/5/5/5 pixels (or four 1/5/5/5 high pixels) into four 32-bit (8/8/8) pixels. The 1-bit  $\alpha$  element in each pixel is sign extended to 8 bits, and the 5-bit R, G, and B elements are each zero extended to 8 bits.

Table 4-19 describes the unpack instructions.

Name	Mnemonic	Syntax	Operation	
Vector Unpack High <b>vupkhsb</b> Signed Integer <b>vupkhsh v</b> D, <b>v</b> B		<b>v</b> D, <b>v</b> B	Each signed integer element in the high order doubleword of vB is sign extended to fill the msb(s) in a signed integer and then is placed into vD. For <b>b</b> , byte, integer length = 8 bits = 1 byte, 8 signed bytes from the high order doubleword of vB are unpacked and sign extended to 8 halfwords into vD. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, 8 signed halfwords from the high order doubleword of vB are unpacked and sign extended to 4 words into vD.	
Vector Unpack High Pixel	vupkhpx	vD, vB	Each halfword element in the high order doubleword of v <b>B</b> is unpacked to pro duce a 32-bit word that is then placed in the same order into vD. A halfword element is unpacked to 32 bits by concatenating, in order, the results of the following operations: sign-extend bit [0] of the halfword to 8 bits zero-extend bits [1–5] of the halfword to 8 bits zero-extend bits [6–10] of the halfword to 8 bits zero-extend bits [1–15] of the halfword to 8 bits	
Vector Unpack Low Signed Integer	uck LowvupklsbvD, vBextended to fill the msb(s) in a signed integer and then is For b, byte, integer length = 8 bits = 1 byte, 8 signed byte doubleword of vB are unpacked and sign extended to 8 l For h, halfword, integer length = 16 bits = 2 bytes, 8 sign		Each signed integer element in the low-order doubleword of v <b>B</b> is sign extended to fill the msb(s) in a signed integer and then is placed into vD. For <b>b</b> , byte, integer length = 8 bits = 1 byte, 8 signed bytes from the low-order doubleword of vB are unpacked and sign extended to 8 halfwords into vD. For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, 8 signed halfwords from the low-order doubleword of vB are unpacked and sign extended into 4 words in vD.	
Vector Unpack Low Pixel	vupklpx	vD, vB	Each halfword element in the low-order doubleword of vB is unpacked to pro- duce a 32-bit word that is then placed in the same order into vD. A halfword element is unpacked to 32 bits by concatenating, in order, the results of the following operations: sign-extend bit [0] of the halfword to 8 bits zero-extend bits [1–5] of the halfword to 8 bits zero-extend bits [6–10] of the halfword to 8 bits zero-extend bits [1–15] of the halfword to 8 bits	



### 4.2.5.3 Vector Merge Instructions

Byte vector merge instructions interleave the 8 low bytes (or 8 high bytes) from two source operands producing a result of 16 bytes. Similarly, halfword vector merge instructions interleave the 4 low halfwords (or 4 high halfwords) of two source operands producing a result of 8 halfwords, and word vector merge instructions interleave the 2 low words (or 2 high words) from two source operands producing a result of 4 words. The vector merge instruction has many uses, notable among them is a way to efficiently transpose SIMD vectors. *Table 4-20* describes the merge instructions.

Name	Mnemonic	Syntax	Operation
Vector Merge High Integer	vmrghb	vD, vA, vB	Each integer element in the high order doubleword of vA is placed into the low- order integer element in vD. Each integer element in the high order doubleword of vB is placed into the high order integer element in vD.
			For <b>b</b> , byte, integer length = 8 bits = 1 byte, 8 bytes from the high order double- word of <b>v</b> A are placed into the low-order byte of each halfword in <b>v</b> D and 8 bytes from the high order doubleword of <b>v</b> B are placed into the high order byte of each halfword in <b>v</b> D.
	vmrghh vmrghw		For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, 4 halfwords from the high order doubleword of <b>v</b> A are placed into the low-order halfword of each word in <b>v</b> D and 4 halfwords from the high order doubleword of <b>v</b> B are placed into the high order halfword of each word in <b>v</b> D.
			For <b>w</b> , word, integer length = 32 bits = 4 bytes, 2 words from the high order doubleword of <b>v</b> A are placed into the low-order word of each doubleword in <b>v</b> D and 2 words from the high order doubleword of <b>v</b> B are placed into the high order word of each doubleword in <b>v</b> D.
Vector Merge Low Integer	vmrgib vmrgih vmrgiw	<b>v</b> D, <b>v</b> A, <b>v</b> B	Each integer element in the low-order doubleword of vA is placed into the low- order integer element in vD. Each integer element in the low-order doubleword of vB is placed into the high order integer element in vD.
			For <b>b</b> , byte, integer length = 8 bits = 1 byte, 8 bytes from the low-order double- word of <b>v</b> A are placed into the low-order byte of each halfword in <b>v</b> D and 8 bytes from the low-order doubleword of <b>v</b> B are placed into the high order byte of each halfword in <b>v</b> D.
			For <b>h</b> , halfword, integer length = 16 bits = 2 bytes, 4 halfwords from the low- order doubleword of <b>v</b> A are placed into the low-order halfword of each word in <b>v</b> D and 4 halfwords from the low-order doubleword of <b>v</b> B are placed into the high order halfword of each word in <b>v</b> D.
			For <b>w</b> , word, integer length = 32 bits = 4 bytes, 2 words from the low-order doubleword of <b>v</b> A are placed into the low-order word of each doubleword in <b>v</b> D and 2 words from the low-order doubleword of <b>v</b> B are placed into the high order word of each doubleword in <b>v</b> D.

Table 4-20. Vector Merge Instructions
---------------------------------------



### 4.2.5.4 Vector Splat Instructions

When a program needs to perform arithmetic vector, the vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a Vector Register by a constant). Vector splat instructions can be used to move data where it is required. For example to multiply all elements of a vector register by a constant, the vector splat instructions can be used to splat the scalar into the vector register. Likewise, when storing a scalar into an arbitrary memory location, it must be splatted into a vector register, and that register specified as the source of the store. This will guarantee that the data appears in all possible positions of that scalar size for the store. *Table 4-21* describes the vector splat instructions.

Table 4-21. Vector Splat Instructions
---------------------------------------

Name	Mnemonic	Syntax	Operation
Vector Splat Integer	vspitb vspith vspitw	VD, VB, UIMM	Replicate the contents of element UIMM in <b>v</b> B and place into each element in <b>v</b> D. For <b>b</b> , byte, integer length = 8 bits = 1 byte, each element is a byte. For <b>h</b> , halfword, integer length =16 bits = 2 bytes, each element is a halfword. For <b>w</b> , word, integer length = 32 bits = 4 bytes, 2 words each element is a word.
Vector Splat Immediate Signed Inte- ger	vspltisb vspltish vspltisw	vD, <b>SIMM</b>	Sign-extend the value of the SIMM field to the length of the element and replicate that value and place into each element in $vD$ . For <b>b</b> , byte, integer length = 8 bits = 1 byte, each element is a byte. For <b>h</b> , halfword, integer length =16 bits = 2 bytes, each element is a halfword. For <b>w</b> , word, integer length = 32 bits = 4 bytes, 2 words each element is a word.

### 4.2.5.5 Vector Permute Instructions

Permute instructions allow any byte in any two source vector registers to be directed to any byte in the destination vector. The fields in a third source operand specify from which field in the source operands the corresponding destination field will be taken. The Vector Permute (**vperm**) instruction is a very powerful one that provides many useful functions. For example, it provides a good way to perform table-lookups and data alignment operations. An example of how to use the command in aligning data see *Section 3.1.6 Quadword Data Alignment. Table 4-22* describes the vector permute instruction.

Table 4-22. Vector Permute Instruction
--

Name	Mnemonic	Syntax Operation	
Vector Permute	vperm	vD, vA,vB,vC	$\mathbf{v}C$ specifies which bytes from $\mathbf{v}A$ and $\mathbf{v}B$ are to be copied and placed into the byte elements in $\mathbf{v}D.$



### 4.2.5.6 Vector Select Instruction

Data flow in the vector unit can be controlled without branching by using a vector compare and the vector select (**vsel**) instructions. In this use, the compare result vector is used directly as a mask operand to vector select instructions. The **vsel** instruction selects one field from one or the other of two source operands under control of its mask operand. Use of the TRUE/FALSE compare result vector with select in this manner produces a two instruction equivalent of conditional execution on a per-field basis. *Table 4-23* describes the **vsel** instruction.

Table 4-23.	Vector Select	Instruction
10010 1 20.	100101 001001	11001001011

Name	Mnemonic	Syntax	Operation
Vector Select	vsel	vD,vA,vB,vC	For each bit, compare the value in $vC$ to the value '0' and if it equals '0' then load $vD$ with $vA$ 's corresponding bit value otherwise compare the value in $vC$ to the value '1' and if it equals '1' then load $vD$ with $vB$ 's corresponding bit value.

### 4.2.5.7 Vector Shift Instructions

The vector shift instructions shift the contents of a vector register or of a pair of vector registers left or right by a specified number of bytes (**vslo**, **vsro**, **vsldoi**) or bits (**vsl**, **vsr**). Depending on the instruction, this shift count is specified either by low-order bits of a vector register or by an immediate field in the instruction. In the former case the low-order 7 bits of the shift count register give the shift count in bits ( $0 \le \text{count} \le 127$ ). Of these 7 bits, the high-order 4 bits give the number of complete bytes by which to shift and are used by **vslo** and **vsro**; the low-order 3 bits give the number of remaining bits by which to shift and are used by **vsl** and **vsr**.

There are two methods of specifying an inter-element shift or rotate of two source vector registers, extracting 16 bytes as the result vector. There is also a method for shifting a single source vector register left or right by any number of bits.

Table 4-24 describes the various vector shift instructions.

Name	Mnemonic	Syntax	Operation		
Vector Shift Left vsl vD,vA,vB		vD,vA,vB	Shift vA left by the 3 least signifcant bits of vB, and place the result into vD If vB value in invalid, the default result is boundely undefined		
Vector Shift Left Double by Octet Immediate	vsldoi	vD,vA,vB,SH	Shift <b>v</b> B left by the 3 least signficant bits of SH value and then OR with <b>v</b> A, place the result is into <b>v</b> D If <b>v</b> B value in invalid, the default result is '0'		
Vector Shift Left by Octet	vslo	vD,vA,vB	Shift vA left by the 3 least signficant bits of vB, and place the result into vD If vB value in invalid, the default result is '000'		
Vector Shift Right by Octet	vsro	vD,vA,vB	Shift vA right by the 3 least signifcant bits of vB, and place the result into vD If vB value in invalid, the default result is '000'		

#### Immediate Interelement Shifts/Rotates

The Vector Shift Left Double by Octet Immediate (**vsidoi**) instruction provides the basic mechanism that can be used to provide inter-element shifts and/or rotates. This instruction is like a **vperm**, except that the shift count is specified as a literal in the instruction rather than as a control vector in another vector register, as is



required by **vperm**. The result vector consists of the left-most 16 bytes of the rotated 32-byte concatenation of **v**A:**v**B, where shift (SH) is the rotate count. *Table 4-25* below enumerates how various shift functions can be achieved using the **vsidoi** instruction.

To Get This:		Code This:						
Operation	sh	Instruction	Immediate	vA	vB			
rotate left double	0–15	vsidoi	0–15	MSV	LSV			
rotate left double	16–31	vsidoi	mod16(SH)	LSV	MSV			
rotate right double	0–15	vsidoi	16–sh	MSV	LSV			
rotate right double	16–31	vsidoi	16-mod16(SH)	LSV	MSV			
shift left single, zero fill	0–15	vsidoi	0–15	MSV	0x0			
shift right single, zero fill	0–15	vsidoi	16–SH	0x0	MSV			
rotate left single	0–15	vsidoi	0–15	MSV	=VA			
rotate right single	0–15	vsidoi	16–SH	MSV	=VA			

Table 4-25. Coding Various Shifts and Rotates with the vsidoi Instruction

### Computed Interelement Shifts/Rotates

The Load Vector for Shift Left (**IvsI**) instruction and Load Vector for Shift Right (**Ivsr**) instruction are supplied to assist in shifting and/or rotating vector registers by an amount determined at run time. The input specifications have the same form as the vector load and store instructions, that is, it uses register indirect with index addressing mode(rAI0 + rB). This is because one of their primary purposes is to compute the permute control vector necessary for post-load and pre-store shifting necessary for dealing with unaligned vectors.

This **Ivsl** instruction can be used to align a big-endian unaligned vector after loading the (aligned) vectors that contain its pieces. The **Ivsl** instruction can be used to unalign a vector register for use in a read-modify-write sequence that will store an unaligned little-endian vector.

The **Ivsr** instruction can be used to align a little-endian unaligned vector after loading the (aligned) vectors that contain its pieces. The **Ivsl** instruction can be used to unalign a vector register for use in a read-modify-write sequence that will store an unaligned big-endian vector.

For an example on how the **IvsI** instruction is used to align a vector in big-endian mode see *Section 3.1.6.1 Accessing a Misaligned Quadword in Big-Endian Mode.* For an example on how **Ivsr** is used to align a vector in little-endian mode see *Section 3.1.6.2 Accessing a Misaligned Quadword in Little-Endian Mode.* 

### Variable Interelement Shifts

A vector register may be shifted left or right by a number of bits specified in a vector register. This operation is supported with four instructions, two for right shift and two for left shift.

The Vector Shift Left by Octet (**vslo**) and Vector Shift Right by Octet (**vsro**) instructions shift a vector register from 0 to 15 bytes as specified in bits [121–124] of another vector register. The Vector Shift Left (**vsl**) and Vector Shift Right (**vsr**) instructions shift a vector register from 0 to 7 bits as specified in another vector register (the shift count must be specified in the three least significant bits of each byte in the vector and must be identical in all bytes or the result is boundedly undefined). In all of these instructions, zeros are shifted into vacated element and bit positions.





I

Used sequentially with the same shift-count vector register, these instructions will shift a vector register left or right from 0 to 127 bits as specified in bits [121–127] of the shift-count vector register. For example:

vslo	VZ,	VX,	VY
vspltb	VY,	VY,	15
vsl	VZ,	VZ,	VY

will shift vX by the number of bits specified in vY and place the results in vZ.

With these instructions a full double-register shift can be performed in seven instructions. The following code will shift vW||vX| left by the number of bits specified in vY placing the result in vZ:

vslo	t1, VW, VY ; shift the most significant. register left
vspltb	VY, VY, 15
vsl	t1, t1, VY
vsububm	VY, V0, VY ; adjust count for right shift (V0=0)
vsro	t2, VX, VY ; right shift least sign. register
vsr	t2, t2, VY
vor	VZ, t1, t2 ; merge to get the final result

### 4.2.6 Processor Control Instructions—UISA

Processor control instructions are used to read from and write to the PowerPC condition register (CR), machine state register (MSR), and special-purpose registers (SPRs). See Chapter 4, "Addressing Mode and Instruction Set Summary," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*, for information about the instructions used for reading from and writing to the MSR and SPRs.

### 4.2.6.1 Vector Status and Control Register Instructions

*Table 4-26* summarizes the instructions for reading from or writing to the Vector Status and Control Register (VSCR). For more information on VSCR see section in *Section 2.2.2 Vector Status and Control Register (VSCR)*.

Table 4-26. Move to/from Condition Register Instructions

Name	Mnemonic	Syntax	Operation
Move to Vector Status and Control Register	mtvscr	vВ	Place the contents of <b>v</b> B into VSCR.
Move from Vector Status and Control Register	mfvscr	vD	Place the contents of VSCR into vD.



## 4.3 Vector VEA Instructions

The PowerPC virtual environment architecture (VEA) describes the semantics of the memory model that can be assumed by software processes, and includes descriptions of the cache model, cache-control instructions, address aliasing, and other related issues. Implementations that conform to the VEA also adhere to the UISA, but may not necessarily adhere to the OEA. For further details see Chapter 4, "Addressing Mode and Instruction Set Summary," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 

This section describes the additional instructions that are provided by the Vector ISA for the VEA.

### 4.3.1 Memory Control Instructions—VEA

Memory control instructions include the following types:

- · Cache management instructions (user-level and supervisor-level)
- Segment register manipulation instructions
- Segment lookaside buffer management instructions
- Translation lookaside buffer (TLB) management instructions

This section describes the user-level cache management instructions defined by the VEA. See Chapter 4, "Addressing Mode and Instruction Set Summary," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors* for more information about supervisor-level cache, segment register manipulation, and TLB management instructions.

### 4.3.2 User-Level Cache Instructions—VEA

The instructions summarized in this section provide user-level programs the ability to manage on-chip caches if they are implemented. See Chapter 5, "Cache Model and Memory Coherency," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors* for more information about cache topics.

Bandwidth between the processor and memory is managed explicitly by the programmer through the use of cache management instructions. These instructions provide a way for software to communicate to the cache hardware how it should prefetch and prioritize writeback of data. The principal instruction for this purpose is a software directed cache prefetch instruction called Data Stream Touch (**dst**). Other related instructions are provided for complete control of the software directed cache prefetch mechanism.

Table 4-27 summarizes the directed prefetch cache instructions defined by the VEA.

Note: These instructions are accessible to user-level programs.



### Vector/SIMD Multimedia Extension Technology

Name	Mnemonic	Syntax	Operation				
Data Stream Touch	dst	rA,rB,STRM, T	This instruction associates the data stream specified by the contents of rA a rB with the stream ID specified by STRM. This instruction is a hint that performance will probably be improved if the card blocks containing the specified data stream are fetched into the data cache, because the program will probably soon load from the stream, and that prefetching from any data stream that was previously associated with the spified stream ID is no longer needed. The hint is ignored for blocks that are Caching Inhibited. The specified data stream is defined by the following: EA: (rA), where rA $\neq$ 0 unit size: (rB)[35–39] if (rB)[35-39] $\neq$ 0; otherwise 32 count: (rB)[40–47] if (rB)[40–47] $\neq$ 0; otherwise 256 stride: (rB)[48–63] if (rB)[48–63] $\neq$ 0; otherwise 32768 The T bit of the instruction indicates whether the data stream is likely to be stored into fairly frequently in the near future (T='0') or to be transient (T='1') If rA=0, the instruction form is invalid.				
Data Stream Touch	dstt	rA,rB,STRM, T	This instruction associates the data stream specified by the contents of registers rA and rB with the stream ID specified by STRM. This instruction is a hint that performance will probably be improved if the cached blocks containing the specified data stream are not fetched into the data cached because the program will probably not load from the stream. That is, the data stream will be relatively transient in nature. That is, it will have poor locality and is likely to be referenced a very few times or over a very short period of time. The memory subsystem can use this persistent/transient knowledge to manage the data as is most appropriate for the specific design of the cache/memory hierarchy of the processor on which the program is executing. An implementation is free to ignore <b>dstt</b> , in that case it should simply be executed as a <b>dst</b> . However, software should always attempt to use the correct form of <b>dst</b> or <b>dst</b> regardless of whether the intended processor implements <b>dstt</b> or not. In this way the program will automatically benefit when run on processors that do support <b>dstt</b> . The specified data stream is defined by the following: EA: (rA), where rA $\neq$ 0 unit size: (rB)[40–47] if (rB)[40–47] $\neq$ 0; otherwise 32 count: (rB)[40–47] if (rB)[40–47] $\neq$ 0; otherwise 32768 The T bit of the instruction indicates whether the data stream is likely to be accessed into fairly frequently in the near future (T='0') or to be transient (T='1'). If rA=0, the instruction form is invalid.				
Data Stream Touch for Store (non-transient)	dstst	rA,rB,STRM, T	This instruction associates the data stream specified by the contents of registers rA and rB with the stream ID specified by STRM. This instruction is a hint that performance will probably be improved if the cache blocks containing the specified data stream are fetched into the data cache, because the program will probably soon access into the stream, and that prefetching from any data stream that was previously associated with the specified stream ID is no longer needed. The hint is ignored for blocks that are caching inhibited. The specified data stream is defined by the following: EA: (rA), where rA $\neq 0$ unit size: (rB)[35–39] if (rB)[35-39] $\neq 0$ ; otherwise 32 count: (rB)[40–47] if (rB)[40–47] $\neq 0$ ; otherwise 256 stride: (rB)[48–63] if (rB)[48–63] $\neq 0$ ; otherwise 32768 The T bit of the instruction indicates whether the data stream is likely to be stored into fairly frequently in the near future (T='0') or to be transient (T='1'). If rA=0, the instruction form is invalid.				

### Table 4-27. User-Level Cache Instructions

н



### Vector/SIMD Multimedia Extension Technology

### Table 4-27. User-Level Cache Instructions (Continued)

Name	Mnemonic	Syntax	Operation
			This instruction associates the data stream specified by the contents of rA and rB with the stream ID specified by STRM.
Data Stream Touch for Store	dststt	rA,rB,STRM, T	This instruction is a hint that performance will probably not be improved if the cache blocks containing the specified data stream are fetched into the data cache, because the program will probably not access the stream. That is, the data stream will be relatively transient in nature. That is, it will have poor localit and is likely to be referenced a very few times or over a very short period of time. The memory subsystem can use this persistent/transient knowledge to manage the data as is most appropriate for the specific design of the cache/memory hierarchy of the processor on which the program is executing. The specified data stream is defined by the following:
			EA: (rA), where $\mathbf{r} A \neq 0$
			unit size: ( <b>r</b> B)[35–39] if ( <b>r</b> B)[35-39] ≠ 0; otherwise 32
			count: ( <b>r</b> B)[40–47] if ( <b>r</b> B)[40–47] ≠ 0; otherwise 256
			stride: ( <b>r</b> B)[48–63] if ( <b>r</b> B)[48–63] ≠ 0; otherwise 32768
			The T bit of the instruction indicates whether the data stream is likely to be stored into fairly frequently in the near future $(T='0')$ or to be transient $(T='1')$ .
			If <b>r</b> A=0, the instruction form is invalid.
			If A = '0' and a data stream associated with the stream ID specified by STRM exists, this instruction terminates prefetching of that data stream.
		STRM,A	If A = '1', this instruction terminates prefetching of all existing data streams. (The STRM field is ignored.)
Data Stream Stop	dss		In addition, executing a <b>dss</b> instruction ensures that all memory accesses associated with data stream prefetching caused by preceding dst and dstst instructions that specified the same stream ID as that specified by the <b>dss</b> instruction ( $A = '0'$ ), or by all preceding dst and dstst instructions ( $A = '1'$ ), will be in grout G1 with respect to the memory barrier created by a subsequent <b>sync</b> instruction.
			<b>dss</b> serves as both a basic and an extended mnemonic. The assembler will recognize a <b>dss</b> mnemonic with two operands as the basic form, and a <b>dss</b> mnemonic with one operand as the extended form.
			Execution of a <b>dss</b> instruction causes address translation for the specified da stream(s) to cease. Prefetch requests for which the effective address has already been translated may complete and may place the corresponding data into the data cache.
			Terminates prefetching of all existing data streams. All active streams may b stopped.
Data Stream Stop All	dssall		If the optional data stream prefetch facility is implemented, <b>dssall</b> (extended mnemonic for <b>dss</b> ), to terminate any data stream prefetching requested by the interrupted program, in order to avoid prefetching data in the wrong context, consuming memory bandwidth fetching data that are not likely to be needed the other program, and interfering with data cache use by the other program. The <b>dssall</b> must be followed by a <b>sync</b> , and additional software synchronization may be required.



#### Vector/SIMD Multimedia Extension Technology

### 4.3.3 Recommended Simplified Mnemonics

To simplify assembly language programs, a set of simplified mnemonics is provided for some of the most frequently used operations (such as no-op, load immediate, load address, move register, and complement register). Assemblers should provide the simplified mnemonics listed below. Programs written to be portable across the various assemblers for the PowerPC Architecture should not assume the existence of mnemonics not described in this document.

Simplified mnemonics are provided for the Data Stream Touch (**dst**) and Data Stream Touch for Store (**dstst**) instructions so that they can be coded with the transient indicator as part of the mnemonic rather than as a numeric operand. Similarly, simplified mnemonics are provided for the Data Stream Stop (**dss**) instruction so that it can be coded with the all streams indicator as part of the mnemonic. These are shown as examples with the instructions in *Table 4-28*.

#### Operation **Simplified Mnemonic** Equivalent to Data Stream Touch (non-transient) dst rA, rB, STRM dst rA, rB, STRM,0 Data Stream Touch Transient dstt rA, rB, STRM dst rA, rB, STRM,1 Data Stream Touch for Store (non-transient) dstst rA, rB, STRM,0 dstst rA, rB, STRM Data Stream Touch for Transient dststt rA, rB, STRM dststt rA, rB, STRM,1 Data Stream Stop (one stream) dss STRM dss STRM,0 Data Stream Stop All dssall dss 0,1

#### Table 4-28. Simplified Mnemonics for Data Stream Touch (dst)

Programming Environments Manual

### Vector/SIMD Multimedia Extension Technology





# 5. Cache, Exceptions, and Memory Management

This chapter summarizes details of the vector processing technology definition that pertain to cache and memory management models. Note that the vector processing technology defines most of its instructions at the user-level (UISA). Because most vector instructions are computational there is little effect on the VEA and OEA portions of the PowerPC Architecture definition.

Because the vector Instruction Set Architecture (ISA) uses 128-bit operands, additional instructions are provided to optimize cache and memory bus use.

## 5.1 PowerPC Shared Memory

To fully understand the data stream prefetch instructions for the VPU, one needs a knowledge of the PowerPC Architecture for shared memory. The PowerPC Architecture supports the sharing of memory between programs, between different instances of the same program, and between processors and other mechanisms. It also supports access to memory by one or more programs using different effective addresses. All these cases are considered memory sharing. Memory is shared in blocks that are an integral number of pages.

When the same memory has different effective addresses, the addresses are said to be aliases. Each application can be granted separate access privileges to aliased pages.

### 5.1.1 PowerPC Memory Access Ordering

The memory model for the ordering of memory accesses is weakly consistent. This model provides an opportunity for improved performance over a model that has stronger consistency rules, but places the responsibility on the program to ensure that ordering or synchronization instructions are properly placed when necessary for the correct execution of the program. The order in which the processor performs memory accesses, the order in which those accesses are performed with respect to another processor or mechanism, and the order in which those accesses are performed in main memory may all be different.

Several means of enforcing an ordering of memory accesses are provided to allow programs to share memory with other programs, or with mechanisms such as I/O devices:

- If two store instructions specify memory locations that are both caching inhibited and guarded, then the corresponding memory accesses are performed in program order with respect to any processor or mechanism.
- If a load instruction depends on the value returned by a preceding load instruction (because the value is used to compute the effective address specified by the second load), the corresponding memory accesses are performed in program order with respect to any processor or mechanism to the extent required by the memory coherence required attributes associated with the access, if any. This applies even if the dependency has no effect on program logic (for example, the value returned by the first load is ANDed with zero and then added to the effective address specified by the second load).
- When a processor (P1) executes a synchronize or **eieio** instruction a memory barrier is created, which separates applicable memory accesses into two groups, G1 and G2. G1 includes all applicable memory accesses associated with instructions preceding the barrier-creating instruction, and G2 includes all applicable memory accesses associated with instructions following the barrier-creating instruction. The memory barrier ensures that all memory accesses in G1 will be performed with respect to any processor or mechanism, to the extent required by the memory coherence required attributes associated with the



access, if any, before any memory accesses in G2 are performed with respect to that processor or mechanism.

The ordering done by a memory barrier is said to be "cumulative" if it also orders memory accesses that are performed by processors and mechanisms other than P1, as follows:

- G1 includes all applicable memory accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created.
- G2 includes all applicable memory accesses by any such processor or mechanism that are performed after a load instruction executed by that processor or mechanism has returned the value accessed by a store that is in G2.

The memory barrier created by the synchronize instruction is cumulative, and applies to all memory accesses except those associated with fetching instructions following the synchronize instruction. See the description of the **eieio** instruction in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors* for a description of the corresponding properties of the memory barrier created by that instruction.

No ordering should be assumed among the memory accesses caused by a single instruction (that is, by an instruction for which the access is not atomic), and no means are provided for controlling that order.

## 5.2 VPU Memory Bandwidth Management

The Vector ISA provides a way for software to speculatively load larger blocks of data from memory. That is, you can use bandwidth that would otherwise be idle which permits the software to take advantage of locality and reduces the number of system memory accesses.

#### 5.2.1 Software-Directed Prefetch

Bandwidth between the processor and memory is managed explicitly by the programmer through use of cache management instructions. These instructions let software indicate to the cache hardware how to prefetch and prioritize writeback of data. The principle instruction for this purpose is a software-directed cache prefetch instruction, Data Stream Touch (**dst**), described in *Section 5.2.1.1*.

### 5.2.1.1 Data Stream Touch (dst)

The data stream prefetch facility permits a program to indicate that a sequence of units of memory is likely to be accessed soon by memory access instructions. Such a sequence is called a data stream or, when the context is clear, simply a stream. A data stream is defined by the following:

- EA—The effective address of the first unit in the sequence
- Unit size—The number of quadwords in each unit;  $0 < \text{unit size} \le 32$
- Count—The number of units in the sequence; 0 < count ≤ 256
- Stride—The number of bytes between the effective address of one unit in the sequence and the effective address of the next unit in the sequence (that is, the effective address of the nth unit in the sequence is EA + (n 1) x stride); (-32768 ≤ stride < 0 or 0 < stride ≤ 32768)</li>

The units need not be aligned on a particular memory boundary. The stride may be negative.



The **dst** instruction specifies a starting address, a block size (1-32 vectors), a number of blocks to prefetch (1-256 blocks), and a signed stride in bytes (-32,768 to +32,768 bytes), The 2-bit tag, specified as an immediate field in the opcode, identifies one of four possible touch streams. The starting address of the stream is specified in **r**A (if **r**A = 0, the instruction form is invalid). BlockSize, BlockCount, and BlockStride are specified in **r**B. Do not confuse the term 'cache block', the term 'block' always indicates a PowerPC cache block.

The format of the **r**B register is shown in *Figure 5-1*.

### Figure 5-1. Format of **r**B in **dst** Instruction

	000	BlockSize			BlockCount	Signed BlockStride	
0	2	3	7	8	15	16 3	31

There is no zero-length block size, block count, or block stride. A BlockSize of 0 indicates 32 vectors, a Block-Count of 0 indicates 256 blocks, and a BlockStride of 0 indicates +32,768 bytes. Otherwise, these fields correspond to the numerical value of the size, count, and stride. Do not specify strides smaller than 1 block (16 bytes).

The programmer specifies block size in terms of vectors (16 bytes), regardless of the cache-block size. Hardware automatically optimizes the number of cache blocks it fetches to bring a block into the cache. The number of cache blocks fetched into the cache for each block is the fewest natural cache blocks needed to fetch the entire block, including the effects of block misalignment to cache blocks, as shown in the following:

$$CacheBlocksFetched = ceiling \quad \left( \frac{BlockSize + mod(BlockAddr,CacheBlockSize)}{CacheBlockSize} \right)$$

The address of each block in a stream is a function of the stream's starting address, the block stride, and the block being fetched. The starting address may be any 32-bit byte address. Each block's address is computed as a full 32-bit byte address from the following:

BlockAddr<sub>n</sub> = (rA) + n (rB)<sub>16-31</sub> where n = {0 ... (BlockCount - 1)} and if ((rB)<sub>16-31</sub> = 0) then ((rB)<sub>16-31</sub>  $\langle \Box 32768 \rangle$ 

The address of the first cache block fetched in each block is that block's address aligned to the next lower natural cache-block boundary by ignoring  $log_2(CacheBlockSize)$  least significant bits (lsbs) (for example, for 32-byte cache-blocks, the five lsbs are ignored). Cache blocks are then fetched sequentially forward until the entire block of vectors is brought into the cache. An example of a six-block data stream is shown in *Figure 5-2*.



### Figure 5-2. Data Stream Touch



Executing a **dst** instruction notifies the cache/memory subsystem that the program will soon need specified data. If bandwidth is available, the hardware starts loading the specified stream into the cache. To the extent that hardware can acquire the data, when the loads requiring the data finally execute, the target data will be in the cache. Executing a second **dst** to the tag of a stream in progress aborts the existing stream (at hardware's earliest convenience) and establishes a new stream with the same stream tag ID.

The **dst** instruction is a hint to hardware and has no architecturally visible effects (in the PowerPC UISA sense). The hardware is free to ignore it, to start the prefetch when it can, to abort the stream at any time, or to prioritize other memory operations ahead of it. If a stream is aborted, the program still functions properly, but subsequent loads experience the full latency of a cache miss.

The **dst** instruction does not introduce implementation problems like those of load/store multiple/string instructions. Because **dst** does not affect the architectural state, it does not cause interlock problems associated with load/store multiple/string instructions. Also, **dst** does take exceptions and requires no complex recovery mechanism.

Touch instructions should be considered strong hints. Using them in highly speculative situations could waste considerable bandwidth. Implementations that do not implement the stream mechanism treat stream instructions (**dst**, **dsts**, **dsts**, **dsts**, **dsts**, **and dssall**) as no-ops. If the stream mechanism is implemented, all four streams must be provided.

### 5.2.1.2 Transient Streams (dstt)

The memory subsystem considers **dst** an indication that its stream data is likely to have some reasonable degree of locality and be referenced several times or over some reasonably long period. This is called persistence. The Data Stream Touch Transient instruction (**dstt**) indicates to the memory system that its stream data is transient, that is, it has poor locality and is likely to be used very few times or only for a very short time. A memory subsystem can use this knowledge to manage data for the processor's cache/memory design. An implementation may ignore the distinction between transience and persistence, in that case **dstt** acts like **dst**. However, portable software should always use the correct form of **dst** or **dstt** regardless of whether the intended processor makes that distinction.



#### 5.2.1.3 Storing to Streams (dstst)

A **dst** instruction brings a cache block into the cache subsystem in a state most efficient for subsequent reading of data from it (load). The companion instruction, Data Stream Touch for Store (**dstst**), brings the cache block into the cache subsystem in a state most efficient for subsequent writing to it (store). For example, in a MESI cache subsystem, a **dst** might bring a cache block in shared (S) state, whereas a **dstst** would bring the cache block in exclusive (E) state to avoid a subsequent demand-driven bus transaction to take ownership of the cache block so the store can proceed.

The **dstst** streams are the same physical streams as **dst** streams, that is, **dstst** stream tags are aliases of **dst** tags. If not implemented, **dstst** defaults to **dst**. If **dst** is not implemented, it is a no-op. The **dststt** instruction is a transient version of **dstst**.

Data stream prefetching of memory locations is not supported when bit 57 of the segment table entry or bit 0 of the segment register (SR) is set . If a **dst** or **dstst** instruction specifies a data stream containing these memory locations, results are undefined.

### 5.2.1.4 Stopping Streams (dss)

The **dst** instructions have a counterpart called Data Stream Stop (**dss**). A program can stop any given stream prefetch by executing **dss** with that stream's tag. This is useful when a program speculatively starts a stream prefetch but later determines that the instruction stream went the wrong way. The **dss** instruction can stop the stream so no more bandwidth is wasted. All active streams may be stopped by using **dssall**. This is useful when the operating system needs to stop all active streams (process switch) but does not know how many streams are in progress.

Because **dssall** does not specify the number of implemented streams, it should always be used instead of a sequence of **dss** instructions to stop all streams.

Neither **dss** nor **dssall** is execution synchronizing; the time between when a **dss** is issued and the stream stops is not specified. Therefore, when software must ensure that the stream is physically stopped before continuing (for example, before changing virtual memory mapping), a special sequence of synchronizing instructions is required. The sequence can differ for different situations, but the following sequence works in all contexts:

dssall sync lwz cmpd	Rn, Rn,Rn	;	stop all streams insert a barrier in memory pipe stick one more operation in memory pipe
bne- isync	*-4		make sure load data is back wait for all previous instructions to
ISYIIC		;	complete to ensure
			memory pipe is clear and nothing is
		;	pending in the old context

Data stream prefetching for a given stream is terminated by executing the appropriate **dss** instruction. The termination can be synchronized by executing a **sync** instruction after the **dss** instruction if the memory barrier created by **sync** orders all address translation effects of the subsequent context-altering instructions. Otherwise, data dependencies are also required. For example, the following instruction sequence terminates all data stream prefetching before altering the contents of a segment register (SR):

```
dssall; stop all data stream prefetchingsync; order dssall before loadlwzRy,sr_y(Rx)mtsry,Ry; alter SR y
```



The **mtsr** instruction cannot be executed until the **lwz** loads the SR value into **ry**. The memory access caused by the **lwz** cannot be performed until the **dssall** instruction takes effect (that is, until address translation stops for all data streams and all memory accesses associated with data stream prefetches for which the effective address was translated before the translation stopped are performed).

### 5.2.1.5 Exception Behavior of Prefetch Streams

In general, exceptions do not cancel streams. Streams are sensitive to whether the processor is in user or supervisor mode (determined by MSR[PR]) and whether data address translation is used (determined by MSR[DR]). This allows prefetch streams to behave predictably when an exception occurs.

Streams are suspended in real addressing mode (MSR[DR] = '0') and remain suspended until translation is turned back on (MSR[DR] is set). A **dst** instruction issued while data translation is off (MSR[DR] = '0') produces boundedly-undefined results.

A stream is suspended whenever the MSR[PR] is different than it was when the **dst** that established it was issued. For example, if a **dst** is issued in user mode (MSR[PR] = '1'), the resulting stream is suspended when the processor enters supervisor mode (MSR[PR] = '0') and remains suspended until the processor returns to user mode. Conversely, if the **dst** were issued in supervisor mode, it is suspended if the machine enters user mode.

Because exceptions do not cancel streams automatically, the operating system must stop streams explicitly when warranted, for example when switching processes or changing virtual memory context. Care must be taken if data stream prefetching is used in supervisor-level state (MSR[PR] = '0').

After an exception, the supervisor-level program that next changes MSR[DR] from '0' to '1' cause datastream prefetching to resume for any data streams for which the corresponding **dst** or **dstst** instruction was executed in supervisor mode; such streams are called supervisor-level data streams. This program is unlikely to be the one that executed the corresponding **dst** or **dstst** instruction and is unlikely to use the same address translation context as that in which the **dst** or **dstst** was executed. (Suspension and resumption of data stream prefetching work more naturally for user level data streams, because the next application program to be dispatched after an exception occurs is likely to be the most recently interrupted program.) Thus, an exception handler that changes the context in which data addresses are translated may need to terminate data-stream prefetching for supervisor-level data streams and to synchronize the termination before changing MSR[DR] to '1'.

Although terminating all data stream prefetching in this case would satisfy the requirements of the architecture, doing so would adversely affect the performance of applications that use data-stream prefetching. Thus, it may be better for the operating system to record stream IDs associated with any supervisor-level data streams and to terminate prefetching for those streams only.

Cache effects of supervisor-level data-stream prefetching can also adversely affect performance of applications that use data stream prefetching, as supervisor-level use of the associated stream ID can take over an applications' data stream.

Data stream instructions cannot cause exceptions directly. Therefore, any event that would cause an exception on a normal load or store, such as a page fault or protection violation, is instead aborted and ignored.



Suspension or termination of data stream prefetching for a given data stream need not cancel prefetch requests for that data stream for which the effective address has been translated and need not cause data returned by such requests to be discarded. However, to improve software's ability to pace data stream prefetching with data consumption, it may be better to limit the number of these pending requests that can exist simultaneously.

### 5.2.1.6 Synchronization Behavior of Streams

Streams are not affected (stopped or suspended) by execution of any PowerPC synchronization instructions (**sync**, **isync**, or **eieio**). This permits these instructions to be used for synchronizing multiple processors without disturbing background prefetch streams. Prefetch streams have no architecturally observable effects and are not affected by synchronization instructions. Synchronizing the termination of data stream prefetching is needed only by the operating system.

### 5.2.1.7 Address Translation for Streams

Like **dcbt** and **dcbtst** instructions, **dst**, **dstst**, **dstt**, and **dststt** are treated as loads with respect to address translation, memory protection, and reference and change recording.

Unlike **dcbt** and **dcbtst** instructions, stream instructions that cause a TLB miss cause a page table search and the page descriptor to be loaded into the TLB. Conceptually, address translation and protection checking is performed on every cache-block access in the stream and proceeds normally across page boundaries and TLB misses, terminating only on page faults or protection violations that cause a DSI exception.

Stream instructions operate like normal PowerPC cache instructions (such as **dcbt**) with respect to guarded memory; they are not subject to normal restrictions against prefetching in guarded space because they are program directed. However, speculative **dst** instructions cannot start a prefetch stream to guarded space.

If the effective address of a cache block within a data stream cannot be translated, or if loading from the block would violate memory protection, the processor will terminate prefetching of that stream. (Continuing to prefetch subsequent cache blocks within the stream might cause prefetching to get too far ahead of consumption of prefetched data.) If the effective address can be translated, a TLB miss can cause such termination, even on implementations for which TLBs are reloaded in software.

### 5.2.1.8 Stream Usage Notes

A given data stream exists if a **dst** or **dstst** instruction has been executed that specifies the stream and prefetching of the stream has neither completed, terminated, or been supplanted. Prefetching of the stream has completed, when all the memory locations within the stream that will ever be prefetched as a result of executing the **dst** or **dstst** instruction have been prefetched (for example, locations for which the effective address cannot be translated will never be prefetched). Prefetching of the stream is terminated by executing the appropriate **dss** instruction; it is supplanted by executing another **dst** or **dstst** instruction that specifies the stream ID associated with the given stream. Because there are four stream IDs, as many as four data streams may exist simultaneously.



The maximum block count of **dst** is small because of its preferred usage. It is not intended for a single **dst** instruction to prefetch an entire data stream. Instead, **dst** instructions should be issued periodically, for example on each loop iteration, for the following reasons:

- Short, frequent dst instructions better synchronize the stream with consumption.
- With prefetch closely synchronized just ahead of consumption, another activity is less likely to inadvertently evict prefetched data from the cache before it is needed.
- The prefetch stream is restarted automatically after an exception (that could have caused the stream to be terminated by the operating system) with no additional complex hardware mechanisms needed to restart the prefetch stream.

Issuing new **dst** instructions to stream tag IDs in progress terminates old streams—**dst** instructions cannot be queued.

For example, when multiple **dst** instructions are used to prefetch a large stream, it would be poor strategy to issue a second **dst** whose stream begins at the specified end of the first stream before it was certain that the first stream had completed. This could terminate the first stream prematurely, leaving much of the stream unprefetched.

Paradoxically, it would also be unwise to wait for the first stream to complete before issuing the second **dst**. Detecting completion of the first stream is not possible, so the program would have to introduce a pessimistic waiting period before restarting the stream and then incur the full start-up latency of the second stream.

The correct strategy is to issue the second **dst** well before the anticipated completion of the first stream and begin it at an address overlapping the first stream by an amount sufficient to cover any portion of the first stream that could not yet have been prefetched. Issuing the second **dst** too early is not a concern because blocks prefetched by the first stream hit in the cache and need not be refetched. Thus, even if issued prematurely and overlapped excessively, the second **dst** rapidly advances to the point of prefetching new blocks. This strategy allows a smooth transition from the first stream to the second without significant breaks in the prefetch stream.

For the greatest performance benefit from data-stream prefetching, use the **dst** and **dstst** (and **dss**) instructions so that the prefetched data is used soon after it is available in the data cache. Pacing data stream prefetching with consumption increases the likelihood that prefetched data is not displaced from the cache before it is used, and reduces the likelihood that prefetched data displaces other data needed by the program.

Specifying each logical data stream as a sequence of shorter data streams helps achieve the desired pacing, even in the presence of exceptions, and address translation failures. The components of a given logical data stream should have the following attributes:

- The same stream ID should be associated with each component.
- The components should partially overlap (that is, the first part of a component should consist of the same memory locations as the last part of the preceding component).
- The memory locations which do not overlap with the next component should be large enough that a substantial portion of the component is prefetched. That is, prefetch enough memory locations for the current component before it is taken over by the prefetching being done for the next component.



#### 5.2.1.9 Stream Implementation Assumptions

Some processors can treat **dst** instructions as no-ops. However, if a processor implements **dst**, a minimum level of functionality will be provided to create as consistent a programming model across different machines as possible. Programs can assume the functionality in a **dst** instruction:

- Implements all four tagged streams.
- Implements each tagged stream as a separate, independent stream with arbitration for memory access performed on a round-robin basis.
- Searches the table for each stream access that misses in the TLB.
- Does not abort streams on page boundary crossings.
- Does not abort streams on exceptions (except DSI exceptions caused by the stream).
- Does not abort streams, or hold up execution pending completion of streams, on the PowerPC synchronization instructions **sync**, isync, or **eieio**.
- Does not abort streams on TLB misses that occur on loads or stores issued concurrently with running streams. However, a DSI exception from one of those loads or stores may cause streams to abort.

### 5.2.2 Prioritizing Cache Block Replacement

Load Vector Indexed Last (**IvxI**) and Store Vector Indexed Last (**stvxI**) instructions provide explicit control over cache block replacement by letting the programmer indicate whether an access is likely to be the last reference made to the cache block containing this load or store. The cache hardware can then prioritize replacement of this cache block over others with older but more useful data.

Data accessed by a normal load or store is likely to be needed more than once. Marking this data as mostrecently used (MRU) indicates that it should be a low-priority candidate for replacement. However, some data, such as that used in DSP multimedia algorithms, is rarely reused and should be marked as the highest priority candidate for replacement.

Normal accesses mark data MRU. Data unlikely to be reused can be marked LRU. For example, on replacing a cache block marked LRU by one of these instructions, a processor may improve cache performance by evicting the cache block without storing it in intermediate levels of the cache hierarchy (except to maintain cache consistency).

#### **5.2.3 Partially Executed Vector Instructions**

The OEA permits certain instructions to be partially executed when an alignment or DSI exception occurs. In the same way that the target register may be altered when floating-point load instructions cause a DSI exception, if the vector/SIMD multimedia extension facility is implemented, the target register (vD) may be altered when **Ivx** or **IvxI** is executed and the TLB entry is invalidated before the access completes.

Exceptions cause data stream prefetching to be suspended for all existing data streams. Prefetching for a given data stream resumes when control is returned to the interrupted program, if the stream still exists (for example, the operating system did not terminate prefetching for the stream).



### 5.3 DSI Exception—Data Address Breakpoint

A data address breakpoint register (DABR) match causes a DSI exception in implementations that support the data breakpoint feature. When a DABR match occurs on a non-vector/SIMD Multimedia Extension supported processor, the DAR is set to any effective address between and including the word (for a byte, halfword, or word access) or doubleword (for a doubleword access) specified by the effective address computed by the instruction and the effective address of the last byte in the word or doubleword in which the match occurred.

## 5.4 VPU Unavailable Exception (0x00F20)

The vector facility includes an additional instruction-caused, precise exception to those defined by the OEA and discussed in Chapter 6, "Exceptions," in the *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*. A VPU unavailable exception occurs when no higher priority exception exists (see *Table 5-2*), an attempt is made to execute a vector instruction, and MSR[VEC] = '0'.

Register settings for VPU unavailable exceptions are described in Table 5-1.

Register	Setting Descr	iption							
SRR0	Set to the effe	Set to the effective address of the instruction that caused the exception							
SRR1	0–32 33–36 37–41 42–47 48–63 <b>Note:</b> Depen	Loaded with equ Cleared Loaded with equ Cleared Loaded with equ Iding on the impleme	uivalent bits from	the MSR	MSR may be	copied to SR	R1.		
MSR	SF <sup>1</sup> 1 ISF <sup>1</sup> — VEC 0 POW 0 ILE —	EE PR FP ME FE0	0 0 0 	SE BE FE1 IP IR	0 0 	DR RI LE	0 0 Set to value of ILE		

Table F 1	1/0//	I la available	<b>E</b> verentien	Deviater Cattings
Table 5-1.	VPU	Unavallable	Exception-	-Register Settings

When a VPU unavailable exception is taken, instruction execution resumes at offset 0x00F20.

The **dst** and **dstst** instructions are supported if MSR[DR] = '1'. If either instruction is executed when MSR[DR] = '0' (real addressing mode), results are boundedly undefined.

Conditions that cause this exception are prioritized among instruction-caused (synchronous), precise exceptions as shown in *Table 5-2* (taken from the section "Exception Priorities," in Chapter 6, "Exceptions," *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors.* 



## Table 5-2. Exception Priorities (Synchronous/Precise Exceptions)

Exception
Instruction dependent—When an instruction causes an exception, the exception mechanism waits for any instructions prior to the excepting instruction in the instruction stream to complete. Any exceptions caused by these instructions are handled first. It then generates the appropriate exception is in higher priority exception exists when the exception is to be generated. Note: A single instruction can cause multiple exceptions. When this occurs, those exceptions are ordered in priority as indicated in the following: A. Integer loads and stores a. Program illegal instruction b. DSI, Data Segment, or Alignment c. Trace (if implemented) B. Floating-point loads and stores a. Program illegal instruction b. Floating-point unavailable c. DSI, Data Segment, or Alignment d. Trace (if implemented) C. Other floating-point unavailable b. Program_Precise-mode floating-point enabled exception c. Trace (if implemented) D. Vector Loads and Stores (if implemented) a. VPU unavailable c. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. Program—Precise-mode floating-point enabled exception b. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. Program—Orecise-mode floating-point enabled exception b. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. Program—Orecise-mode floating-point enabled exception b. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. Program—Orecise-mode floating-point enabled exception b. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. Program—Orecise-mode floating-point enabled exception b. Trace (if implemented) E.Frid and mtmsrd (or mtmsr) a. VPU unavailable b. Trace (if implemented) G. Other instructions (if VPU facility implemented) a. VPU unavailable b. Trace (if implemented) G. Other instructions (if VPU facility implemented) a. VPU unavailable b. Trace (if implemented) G. Other instructions (if VPU facility implemented) a. VPU unavailable b. Trace (if implemented) G. Other instructions (if VPU facility implemented) a. VPU unavailable b. Trace (if implemented) G. Other instructi
occurs no later than the next synchronizing event. F. Other Vector instructions (if VPU facility implemented) a. VPU unavailable b. Trace (if implemented) G. Other instructions a. These exceptions are mutually exclusive and have the same priority:
<ul> <li>— System call (sc)</li> <li>— Program: Supervisor level instruction</li> <li>— Program: Illegal Instruction</li> <li>b. Trace (if implemented)</li> <li>c. VPU assist (if implemented)</li> <li>F. ISI exception</li> <li>The ISI exception has the lowest priority in this category. It is only recognized when all instructions prior to the instruction</li> </ul>





## 6. Vector Processing Instructions

This chapter lists the vector instruction set in alphabetical order by mnemonic. Note that each entry includes the instruction format and a graphical representation of the instruction. All the instructions are 32 bits and a description of the instruction fields and pseudocode conventions are also provided. For more information on the vector instruction set, refer to Chapter 4 "Addressing Modes and Instruction Set Summary," for more information on the PowerPC instruction set, refer to Chapter 8, "Instruction Set," in *PowerPC Microprocessor Family: The Programming Environments Manual for 64-bit Microprocessors*.

## 6.1 Instruction Formats

Vector instructions are four bytes (32 bits) long and word-aligned. The vector instruction set architecture (ISA) has 4 operands, three source vectors and one result vector. Bits [0–5] always specify the primary opcode for vector instructions. Vector ALU type instructions specify the primary opcode point 4 (0b000100). Vector load, store, and stream prefetch instructions use secondary opcode in primary opcode 31 (0b011111).

Within a vector register, a byte, halfword, or word element, are referred to as follows:

- Byte elements, each element is 8 bits, so in the pseudocode, n = 8 and there would be a total of 16 elements
- Halfword elements, each element is 16 bits, so in the pseudocode, n = 16 and there would be a total of 8 elements
- Word elements, each element is 32 bits, so in the pseudocode, n = 32 and there would be a total of 4 elements

Refer to *Figure 1-3*, for an example of how elements are placed in a vector register.

### 6.1.1 Instruction Fields

Table 6-1 describes the instruction fields used in the various instruction formats.

Field	Description
OPCD (0-5)	Primary opcode field
<b>r</b> A (11–15)	Specifies a GPR to be used as a source.
<b>r</b> B (16–20)	Specifies a GPR to be used as a source.
Rc (21)	<ul> <li>Record bit (as defined for vector/SIMD multimedia extension technology).</li> <li>Does not update CR field 6.</li> <li>Set CR field 6 to control program flow as described in <i>Section 2.3.1 PowerPC Condition Register</i>.</li> </ul>
<b>v</b> A (11–15)	Specifies a vector register to be used as a source
<b>v</b> B (16–20)	Specifies a vector register to be used as a source.
<b>v</b> C (21–25)	Specifies a vector register to be used as a source.
<b>v</b> D (6–10)	Specifies a vector register to be used as a destination.
<b>v</b> S (6–10)	Specifies a vector register to be used as a source.
SHB (22–25)	Specifies a shift amount in bytes.

Table 6-1. Instruction Syntax Conventions



Table 6-1. Instruction Syntax Conventions (Continued)
---

Field	Description	
SIMM (11–15)	This immediate field is used to specify a (5 bit) signed integer.	
UIMM (11–15)	This immediate field is used to specify a 4, 8, 12, or 16-bit unsigned integer.	
хо	Extended Opcode Field.	

### 6.1.2 Notation and Conventions

The operation of some instructions is described by a semiformal language (pseudocode). See *Table 6-2* for a list of additional pseudocode notation and conventions used throughout this section.

Notation/Convention	Meaning
←	Assignment
<b>-</b>	NOT logical operator
do i=X to Y by Z	Do the following starting at X and iterating to Y by Z
+int	2's complement integer add
⁻int	2's complement integer subtract
+uj	Unsigned integer add
-ui	Unsigned integer subtract
* ui	Unsigned integer multiply
+ <sub>si</sub>	Signed integer add
-si	Signed integer subtract
* si	Signed integer multiply
* sui	Signed integer (first operand) multiplied by unsigned integer (second operand) producing signed result
/	Integer divide
+ <sub>fp</sub>	Single-precision floating-point add
⁻fp	Single-precision floating-point subtract
*fp	Single-precision floating-point multiply
÷fp	Single-precision floating-point divide
Ð <sub>fp</sub>	Single-precision floating-point square root
< <sub>ui,</sub> ≤ <sub>ui,</sub> > <sub>ui,</sub> ≥ <sub>ui</sub>	Unsigned integer comparison relations
< <sub>si,</sub> ≤ <sub>si,</sub> > <sub>si,</sub> ≥ <sub>si</sub>	Signed integer comparison relations
< <sub>fp</sub> , ≤ <sub>fp</sub> , > <sub>fp</sub> , ≥ <sub>fp</sub>	Single precision floating point comparison relations
≠	Not equal
= <sub>int</sub>	Integer equal to
= <sub>ui</sub>	Unsigned integer equal to
= <sub>si</sub>	Signed integer equal to
= <sub>fp</sub>	Floating-point equal to

Table 6-2. Notation and Conventions


### Table 6-2. Notation and Conventions (Continued)

Notation/Convention	Meaning
X >> <sub>ui</sub> Y	Shift X right by Y bits extending Xs vacated bits with zeros
X >> <sub>si</sub> Y	Shift X right by Y bits extending Xs vacated bits with the sign bit of X
X << <sub>ui</sub> Y	Shift X left by Y bits inserting Xs vacated bits with zeros
II	Used to describe the concatenation of two values (that is, 010    111 is the same as 010111)
&	AND logical operator
I	OR logical operator
⊕,≡	Exclusive-OR, Equivalence logical operators (for example, (a $\equiv$ b) = (a $\oplus \neg$ b))
0b <i>nnn</i>	A number expressed in binary format.
0x <i>nnnn</i>	A number expressed in hexadecimal format.
?	Unordered comparison relation
× <sub>0</sub>	X zeros
× <sub>1</sub>	X ones
×ү	X copies of Y
X <sub>Y</sub>	Bit Y of X
X <sub>Y:Z</sub>	Bits Y through Z, inclusive, of X
LENGTH(x)	Length of x, in bits. If x is the word "element", LENGTH(x) is the length, in bits, of the element implied by the instruction mnemonic.
ROTL(x,y)	Result of rotating x left by y bits
UltoUlmod(X,Y)	Chop unsigned integer X to Y-bit unsigned integer
UltoUlsat(X,Y)	Result of converting the unsigned-integer x to a y-bit unsigned-integer with unsigned-integer saturation
SItoUIsat(X,Y)	Result of converting the signed-integer x to a y-bit unsigned-integer with unsigned-integer sat uration
SItoSImod(X,Y)	Chop integer X- to Y-bit integer
SItoSIsat(X,Y)	Result of converting the signed-integer x to a y-bit signed-integer with signed-integer satura- tion
RndToNearFP32	The single-precision floating-point number that is nearest in value to the infinitely-precise float ing-point intermediate result x (in case of a tie, the even single-precision floating-point value is used).
RndToFPInt32Near	The value x if x is a single-precision floating-point integer; otherwise the single-precision float- ing-point integer that is nearest in value to x (in case of a tie, the even single-precision floating point integer is used).
RndToFPInt32Trunc	The value x if x is a single-precision floating-point integer; otherwise the largest single-precision floating-point integer that is less than x if $x>0$ , or the smallest single-precision floating-point integer that is greater than x if $x<0$
RndToFPInt32Ceil	The value x if x is a single-precision floating-point integer; otherwise the smallest single-precision floating-point integer that is greater than x
RndToFPInt32Floor	The value x if x is a single-precision floating-point integer; otherwise the largest single-precision floating-point integer that is less than x
CnvtFP32ToUI32Sat(x)	Result of converting the single-precision floating-point value x to a 32-bit unsigned-integer with unsigned-integer saturation
CnvtFP32ToSI32Sat(x)	Result of converting the single-precision floating-point value x to a 32-bit signed-integer with signed-integer saturation



### Table 6-2. Notation and Conventions (Continued)

Notation/Convention	Meaning
CnvtUI32ToFP32(x)	Result of converting the 32-bit unsigned-integer x to floating-point single format
CnvtSI32ToFP32(x)	Result of converting the 32-bit signed-integer x to floating-point single format
MEM(X,Y)	Value at memory location X of size Y bytes
SwapDouble	Swap the doublewords in a quadword vector
ZeroExtend(X,Y)	Zero-extend X on the left with zeros to produce Y-bit value
SignExtend(X,Y)	Sign-extend X on the left with sign bits (that is, with copies of bit [0] of x) to produce Y-bit value
RotateLeft(X,Y)	Rotate X left by Y bits
mod(X,Y)	Remainder of X/Y
UImaximum(X,Y)	Maximum of 2 unsigned integer values, X and Y
SImaximum(X,Y)	Maximum of 2 unsigned integer values, X and Y
FPmaximum(X,Y)	Maximum of 2 floating-point values, X and Y
Ulminimum(X,Y)	Minimum of 2 unsigned integer values, X and Y
SIminimum(X,Y)	Minimum of 2 unsigned integer values, X and Y
FPminimum(X,Y)	Minimum of 2 floating-point values, X and Y
FPReciprocalEstimate12(X)	12-bit-accurate floating-point estimate of 1/X
FPReciprocalSQRTEstimate12(X)	12-bit-accurate floating-point estimate of 1/(sqrt(X))
FPLog <sub>2</sub> Estimate3(X)	3-bit-accurate floating-point estimate of log2(X)
FPPower2Estimate3(X)	3-bit-accurate floating-point estimate of 2**X
CarryOut(X + Y)	Carry out of the sum of X and Y
0b <i>nnn</i>	A number expressed in binary format.
0x <i>nnnn</i>	A number expressed in hexadecimal format.
( <i>n</i> )x	<ul> <li>The replication of x, n times (that is, x concatenated to itself n – 1 times).</li> <li>(n)0 and (n)1 are special cases. A description of the special cases follows: <ul> <li>(n)0 means a field of n bits with each bit equal to '0'. Thus (5)0 is equivalent to 0b00000.</li> <li>(n)1 means a field of n bits with each bit equal to '1'. Thus (5)1 is equivalent to 0b11111.</li> </ul> </li> </ul>
(rAl0)	The contents of rA if the rA field has the value 1–31, or the value 0 if the rA field is 0.
(rX)	The contents of <b>r</b> X
x[ <i>n</i> ]	<i>n</i> is a bit or field within x, where x is a register
x <sup>n</sup>	x is raised to the <i>n</i> th power
ABS(x)	Absolute value of x
CEIL(x)	Least integer ≥ x
Characterization	Reference to the setting of status bits in a standard way that is explained in the text.
CIA	Current instruction address. The 64 or 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK = 1 to set the link register. Does not correspond to any architected register.
Clear	Clear the leftmost or rightmost <i>n</i> bits of a register to '0'. This operation is used for rotate and shift instructions.



### Table 6-2. Notation and Conventions (Continued)

Notation/Convention	Meaning
Clear left and shift left	Clear the leftmost $b$ bits of a register, then shift the register left by $n$ bits. This operation can be used to scale a known non-negative array index by the width of an element. These operations are used for rotate and shift instructions.
Cleared	Bits = '0'.
Do	<ul> <li>Do loop.</li> <li>Indenting shows range.</li> <li>"To" and/or "by" clauses specify incrementing an iteration variable.</li> <li>"While" clauses give termination conditions.</li> </ul>
DOUBLE(x)	Result of converting x from floating-point single-precision format to floating-point double-preci sion format.
Extract	Select a field of <i>n</i> bits starting at bit position <i>b</i> in the source register, right or left justify this field in the target register, and clear all other bits of the target register to zero. This operation is used for rotate and shift instructions.
EXTS(x)	Result of extending x on the left with sign bits.
GPR(x)	General-purpose register x.
ifthenelse	Conditional execution, indenting shows range, else is optional.
Insert	Select a field of <i>n</i> bits in the source register, insert this field starting at bit position <i>b</i> of the tar- get register, and leave other bits of the target register unchanged. (No simplified mnemonic is provided for insertion of a field when operating on doublewords; such an insertion requires more than one instruction.) This operation is used for rotate and shift instructions. <b>Note:</b> Simplified mnemonics are referred to as extended mnemonics in the architecture spec ification.
Leave	Leave innermost do loop, or the do loop described in leave statement.
MASK(x, y)	Mask having ones in positions x through y (wrapping if $x > y$ ) and zeros elsewhere.
MEM(x, y)	Contents of y bytes of memory starting at address x.
NIA	Next instruction address, which is the 64 or 32-bit address of the next instruction to be exe- cuted (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruc- tion address is CIA + 4. Does not correspond to any architected register.
OEA	PowerPC operating environment architecture.
Rotate	Rotate the contents of a register right or left <i>n</i> bits without masking. This operation is used for rotate and shift instructions.
ROTL[64](x, y)	Result of rotating the 64-bit value x left y positions.
ROTL[32](x, y)	Result of rotating the 64-bit value x II x left y positions, where x is 32 bits long.
Set	Bits are set to '1'.
Shift	Shift the contents of a register right or left <i>n</i> bits, clearing vacated bits (logical shift). This oper ation is used for rotate and shift instructions.
SINGLE(x)	Result of converting x from floating-point double-precision format to floating-point single-preci sion format.
SPR(x)	Special-purpose register x.
TRAP	Invoke the system trap handler.
Undefined	An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation.
UISA	PowerPC user instruction set architecture.
VEA	PowerPC virtual environment architecture.



Table 6-3 describes instruction field notation conventions used throughout this chapter.

### Table 6-3. Instruction Field Conventions

PowerPC Architecture Specification:	Equivalent in the Vector Processing Technology Specification as:
D	d
DS	ds
FLM	FM
RA, RB, RT, RS	rA, rB, rD, rS
RA, RB, RT, RS	A, B, D, S
SI	SIMM
U	IMM
UI	UIMM
VA, VB, VC, VT, VS	vA, vB, vC, vD, vS
1, //, ///	00 (shaded)

Precedence rules for pseudocode operators are summarized in Table 6-4.

### Table 6-4. Precedence Rules

Operators	Associativity
x[n], function evaluation	Left to right
( <i>n</i> )x or replication, x( <i>n</i> ) or exponentiation	Right to left
unary –, ¬	Right to left
*, ÷	Left to right
+, -	Left to right
Ш	Left to right
=, ≠, <, ≤, >, ≥, <u,>U, ?</u,>	Left to right
&, ⊕, ≡	Left to right
l	Left to right
- (range), : (range)	None
←, ←iea	None

Operators higher in *Table 6-4* are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. For example, '-' (unary minus) associates from left to right, so a - b - c = (a - b) - c. Parentheses are used to override the evaluation order implied by *Table 6-4*, or to increase clarity; parenthesized expressions are evaluated before serving as operands.



### 6.2 Vector Instruction Set

The remainder of this chapter lists and describes the instruction set for the VPU architecture. The instructions are listed in alphabetical order by mnemonic. The diagram below shows the format for each instruction description page.









<b>dss</b> Data Stream	<b>dSS</b> Data Stream Stop (x'7C00 066C)									
dss dssall		STRM STRM	(A='0') (A='1')	Form: X						
31	A 00	STRM 0	0000 00000	822 0						
0	5678	9 10 11	15 16 20	21 30 31						

 $\texttt{DataStreamPrefetchControl} \leftarrow \texttt{``stop"} \parallel \texttt{STRM}$ 

Note: A does not represent rA in this instruction.

If A='0' and a data stream associated with the stream ID specified by **STRM** exists, this instruction terminates prefetching of that data stream. It has no effect if the specified stream does not exist.

If A='1', this instruction terminates prefetching of all existing data streams (the STRM field is ignored.)

In addition, executing a **dss** instruction ensures that all accesses associated with data stream prefetching caused by preceding dst and dstst instructions that specified the same stream ID as that specified by the **dss** instruction (A='0'), or by all preceding **dst** and **dstst** instructions (A='1'), will be in group G1 with respect to the memory barrier created by a subsequent **sync** instruction, refer to *Section 5.1.1 PowerPC Memory Access Ordering* for more information.

See Section 5.2.1 Software-Directed Prefetch for more information on using the dss instruction.

Other registers altered:

None

Simplified mnemonics:

dss	STRM	equivalent to	dss	STRM, 0
dssall		equivalent to	dss	0, 1

For more information on the **dss** instruction, refer to *Chapter 5, "Cache, Exceptions, and Memory Manage-ment.*"



#### dst dst Data Stream Touch (x'7C00 02AC) dst (T='0') Form: X rA,rB,STRM dstt rA,rB,STRM (T='1')31 Т 00 STRM rA rВ 342 0 0 5 8 9 20 21 30 31 6 7 10 11 15 16 $addr_{0:63} \leftarrow (\mathbf{r}A)$ DataStreamPrefetchControl ← "start" || STRM || T || (**r**B) || addr

This instruction initiates a software directed cache prefetch. The instruction is a hint to hardware that performance will probably be improved if the cache blocks containing the specified data stream are fetched into the data cache because the program will probably soon load from the stream.

The instruction associates the data stream specified by the contents of rA and rB with the stream ID specified by **STRM**. The instruction defines a data stream **STRM** as starting at an "Effective Address" (rA) and having "Count" units of "Size" bytes separated by "Stride" bytes (as specified in rB). The **T** bit of the instruction indicates whether the data stream is likely to be loaded from fairly frequently in the near future (T = 0) or to be transient and referenced very few times (T = 1).





The dst instruction does the following:

- Defines the characteristics of a data stream  $\ensuremath{\textbf{STRM}}$  by the contents of  $\ensuremath{\textbf{r}A}$  and  $\ensuremath{\textbf{r}B}$
- Associates the stream with a specified stream ID, STRM (Range for STRM is 0-3)
- Indicates that the data in the specified stream STRM starting at the address in rA may soon be loaded
- Indicates whether memory locations within the stream are likely to be needed over a longer period of time (T='0') or be treated as transient data (T='1')
- Terminates prefetching from any stream that was previously associated with the specified stream ID, STRM



The specified data stream is encoded for 64-bit as:

- Effective Address: **r**A, where  $\mathbf{r}A \neq 0$
- Block Size: **r**B[35-39] if **r**B[35-39] ≠ '0'; otherwise 32
- Block Count: **r**B[40-47] if **r**B[40-47] ≠ '0'; otherwise 256
- Block Stride: **r**B[48-63] if **r**B[48-63] ≠ '0'; otherwise 32768

///				Block Size					Block Count					Block Stride																	
32		34	35				39	40							47	48															63

Other registers altered:

None

Simplified mnemonics:

dst	rA,rB,STRM	equivalent to	dst	rA,rB,STRM,0
dstt	rA,rB,STRM	equivalent to	dst	rA,rB,STRM,1

For more information on the **dst** instruction, refer to *Chapter 5, "Cache, Exceptions, and Memory Management.*"

# dstst

dstst

Data Stream Touch for Store (x'7C00 02EC)

dstst dststi	rA,rB,STRM rA,rB,STRM					(T='0') (T='1')					Form: X						
	31	•	Т	0	0	ST	RM		rA			<b>r</b> B			374		0
0		5	6	7	8	9	10	11		15	16	20	21			30	31
	addr <sub>0:63</sub> DataStrea				cch	Con	trol	. ~	"start"	, II	T    sta	atic	( <b>r</b> B)	)    addr			

This instruction initiates a software directed cache prefetch. The instruction is a hint to hardware that performance will probably be improved if the cache blocks containing the specified data stream are fetched into the data cache because the program will probably soon write to (store into) the stream.

The instruction associates the data stream specified by the contents of registers  $\mathbf{r}A$  and  $\mathbf{r}B$  with the stream ID specified by **STRM**. The instruction defines a data stream **STRM** as starting at an "Effective Address" ( $\mathbf{r}A$ ) and having "Count" units of "Size" bytes separated by "Stride" bytes (as specified in  $\mathbf{r}B$ ). The **T** bit of the instruction indicates whether the data stream is likely to be stored into fairly frequently in the near future ( $\mathbf{T} = \mathbf{0}$ ), or to be transient and referenced very few times ( $\mathbf{T} = \mathbf{1}$ ).





The **dstst** instruction does the following:

- Defines the characteristics of a data stream STRM by the contents of rA and rB
- Associates the stream with a specified stream ID, **STRM** (Range for STRM is 0-3)
- Indicates that the data in the specified stream **STRM** starting at the address in **r**A may soon be stored in to memory
- Indicates whether memory locations within the stream are likely to be stored into fairly frequently in the near future (**T**='0') or be treated as transient data (**T**='1')
- Terminates prefetching from any stream that was previously associated with the specified stream ID, **STRM**.



The specified data stream is encoded for 64-bit as:

- Effective Address:  $\mathbf{r}A$ , where  $\mathbf{r}A \neq 0$
- Block Size: **r**B[35-39] if **r**B[35-39] ≠ '0'; otherwise 32
- Block Count: **r**B[40-47] if **r**B[40-47] ≠ '0'; otherwise 256
- Block Stride: **r**B[48-63] if **r**B[48-63] ≠ '0'; otherwise 32768

			Block Size	E	Block Count	Block Stride	
32	34	35	39	40	47	48 6	3

Other registers altered:

None

Simplified mnemonics:

dstst	rA,rB,STRM	equivalent to	dstst	rA,rB,STRM,0
dststt	rA,rB,STRM	equivalent to	dstst	rA,rB,STRM,1

For more information on the **dstst** instruction, refer to *Chapter 5, "Cache, Exceptions, and Memory Management.*"



# lvebx

lvebx



Let the effective address EA be the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB. Let m be the value of bits [60–63] of EA, where m is the byte offset of the byte in its aligned quadword in memory.

If the processor is in big-endian mode, the byte addressed by EA is loaded into byte m of register vD. If the processor is in little-endian mode, the byte addressed by EA is loaded into byte (15–m) of register vD. The remaining bytes in vD are set to undefined values.

Other registers altered:





#### Figure 6-5. Effects of Example Load/Store Instructions

**Note:** In vector registers, x means boundedly undefined after a load and don't care after a store. In memory, x means don't care after a load, and leave at current value after a store.



# lvehx

lvehx



Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB with the value 0xFFF\_FFFF\_FFF\_FFF\_FFE. Let m be the value of bits [60-62] of EA, where m is the halfword offset of the halfword in its aligned quadword in memory.

If the processor is in big-endian mode, the halfword addressed by EA is loaded into halfword m of register vD. If the processor is in little-endian mode, the halfword addressed by EA is loaded into halfword (7-m) of register vD. The remaining halfwords in register vD are set to undefined values. *Figure 6-5* shows this instruction.

Other registers altered:



lvewx

### Vector/SIMD Multimedia Extension Technology

# lvewx

Load Vector Element Word Indexed (x'7C00 008E)



If the processor is in big-endian mode, the word addressed by EA is loaded into word m of register vD. If the processor is in little-endian mode, the word addressed by EA is loaded into word (3-m) of register vD. The remaining words in register vD are set to undefined values. *Figure 6-5* shows this instruction.

Other registers altered:



lvsl

#### Vector/SIMD Multimedia Extension Technology

# lvsl

Load Vector for Shift Left (x'7C00 000C)

lvsl	vD,rA,rB								For	m: X	
	31	vD	)		rA		rВ		6		0
0	5 if <b>r</b> A = 0	then b <del>(</del>	<b>10 1</b> - 0	1	15	16	20	21		30	) 31
	else addr[0:63] sh $\leftarrow$ addr if sh = 0	[60:63]	. ,		0~00010	203040	5060708	0902080	CODOFOF		
	if sh = 0; $if sh = 0;$ $if sh = 0;$ $if sh = 0;$	x1 then <b>v</b> x2 then <b>v</b>	D[0-127]	$\left  \leftarrow \right  \leftarrow$	0x010203 0x02030	304050 405060	6070809 708090A	0A0B0C0 0B0C0D0	D0E0F10 E0F1011		
	if sh = 0; if sh = 0; if sh = 0;	x5 then <b>v</b>	D[0-127]	←	0x05060	708090	A0B0C0D	0E0F101	1121314		
	if sh = 0; if sh = 0; if sh = 0;	x8 then <b>v</b> x9 then <b>v</b>	D[0-127]	←   ←	0x080902 0x090A02	A0B0C0 B0C0D0	D0E0F10 E0F1011	1112131 1213141	4151617 5161718		
	if sh = 0 if sh = 0	xB then <b>v</b> xC then <b>v</b> xD then <b>v</b> xE then <b>v</b>	D[0-127] D[0-127] D[0-127] D[0-127]	$\begin{array}{c} \downarrow \\ \downarrow \end{array}$	0x0B0C01 0x0C0D01 0x0D0E01 0x0D0E01	D0E0F1 E0F101 F10111 011121	0111213 1121314 2131415 3141516	1415161 1516171 1617181 1718191	718191A 8191A1B 91A1B1C A1B1C1D		

Let the effective address EA be the sum of the contents of register  $\mathbf{r}A$ , or the value '0' if rA is equal to '0', and the contents of register  $\mathbf{r}B$ . Let sh be the value of bits[ 60-63] of the effective address (EA).

Let X be the 32-byte value 0x00 || 0x01 || 0x02 || ... || 0x1E || 0x1F. Bytes sh:sh+15 of X are placed into register **v**D. *Figure 6-6* shows how this instruction works.

Other registers altered:

None

Figure 6-6. Load Vector for Shift Left



The above **IvsI** instruction followed by a Vector Permute (**vperm**) would do a simulated alignment of a fourelement floating-point vector misaligned on quadword boundary at address 0x0....C.







Refer to the description of the **Ivsr** instruction for suggested uses of the **IvsI** instruction.



lvsr

Vector/SIMD Multimedia Extension Technology

# lvsr

Load Vector for Shift Right (x'7C00 004C)

lvsr				<b>v</b> D, <b>r</b> A	, <b>r</b> B							Form: X	<
	31		<b>v</b> D			rA		rВ			38		0
0	5	6		10	11	15	16		20	21		30	31
	if <b>r</b> A = 0	then	b ←	0									
	else		b ←	( <b>r</b> A)									
	$\text{EA} \leftarrow \text{b}$ +	( <b>r</b> B)											
	$sh \leftarrow EA[60]$	-											
	if sh=0x0	then	( <b>v</b> D)			21314151		-	-				
	if sh=0x1		$(\mathbf{v}D)$			11213141				-			
	if sh=0x2		( <b>v</b> D)	← 0x	OEOF1	01112131	41516	51718191	A1	B1C1D			
	if sh=0x3	then	( <b>v</b> D)			F1011121							
	if sh=0x4	then	( <b>v</b> D)	← 0x	0C0D01	EOF101112	21314	1516171	.81	91A1B			
	if sh=0x5	then	( <b>v</b> D)	$\leftarrow 0x$	0B0C01	D0E0F101	11213	81415161	.71	8191A			
	if sh=0x6		( <b>v</b> D)			CODOEOF1							
	if sh=0x7		( <b>v</b> D)			BOCODOEO							
	if sh=0x8		( <b>v</b> D)	← 0x	080902	A0B0C0D0	EOF1C	)1112131	.41	51617			
	if sh=0x9	then	$(\mathbf{v}D)$	$\leftarrow$ 0x	07080	90A0B0C0	D0E0F	1011121	.31	41516			
	if sh=0xA	then	( <b>v</b> D)	$\leftarrow 0x$	06070	3090A0B0	CODOE	EOF10111	.21	31415			
	if sh=0xB	then	$(\mathbf{v}D)$	$\leftarrow 0x$	:05060'	708090A01	BOCOI	0E0F101	.11	21314			
	if sh=0xC	then	$(\mathbf{v}D)$	$\leftarrow 0x$	04050	507080902	A0B0C	CODOEOF1	.01	11213			
	if sh=0xD	then	$(\mathbf{v}D)$	$\leftarrow 0x$	03040	50607080	90A0E	BOCODOEC	)F1	01112			
	if sh=0xE	then	$(\mathbf{v}D)$	$\leftarrow 0x$	020304	40506070	8090A	A0B0C0D0	)E0	F1011			
	if sh=0xF	then	( <b>v</b> D)	$\leftarrow 0x$	01020	30405060'	70809	OA0B0C0	D0	E0F10			

Let the effective address EA be the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB. Let sh be the value of bits [60-63] of EA.

Let X be the 32-byte value 0x00 || 0x01 || 0x02 || ... || 0x1E || 0x1F. Bytes (16-sh):(31-sh) of X are placed into register **v**D.

**Note: IvsI** and **Ivsr** can be used to create the permute control vector to be used by a subsequent **vperm** instruction. Let X and Y be the contents of **v**A and **v**B specified by the **vperm**. The control vector created by **IvsI** causes the **vperm** to select the high-order 16 bytes of the result of shifting the 32-byte value X || Y left by sh bytes. The control vector created by **vsr** causes the **vperm** to select the low-order 16 bytes of the result of shifting X || Y right by sh bytes.

These instructions can also be used to rotate or shift the contents of a vector register by sh bytes. For rotating, the vector register to be rotated should be specified as both **v**A and **v**B for **vperm**. For shifting left, the **v**B register for **vperm** should contain all zeros and **v**A should contain the value to be shifted, and vice versa for shifting right. *Figure 6-6* shows a similar instruction only in that figure the shift is to the left.

Other registers altered:



lvx

### Vector/SIMD Multimedia Extension Technology

# Load Vector Indexed (x'7C00 00CE)



Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB with the value 0xFFF\_FFF\_FFF\_FFF0.

If the processor is in big-endian mode, the quadword in memory addressed by EA is loaded into register vD.

If the processor is in little-endian mode, the doubleword addressed by EA is loaded into register vD[64-127] and the doubleword addressed by (EA+8) is loaded into register vD[0-63]. *Figure 6-6* shows this instruction.

Other registers altered:



**VX** 

#### Vector/SIMD Multimedia Extension Technology

# lvxl

Load Vector Indexed Last (x'7C00 02CE)



Let the effective address EA be the result of ANDing the sum of the contents of register **r**A, or the value 0 if rA is equal to 0, and the contents of register **r**B with the value 0xFFFF\_FFFF\_FFFF.

If the processor is in big-endian mode, the quadword addressed by EA is loaded into register vD.

If the processor is in little-endian mode, the doubleword addressed by EA is loaded into bits [64–127] of register vD and the doubleword addressed by (EA+8) is loaded into bits [0–63] of register vD.

This instruction provides a hint that the quadword addressed by EA will probably not be needed again by the program in the near future.

Note that on some implementations, the hint provided by the **IvxI** instruction and the corresponding hint provided by the Store Vector Indexed Last (**stvxI**) instruction (see *Section 5.2.1.2 Transient Streams (dstt)*) are applied to the entire cache block containing the specified quadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for reuse when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the quadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the quadword is not likely to be displaced from the cache before the last reference. *Figure 6-6* shows this instruction.

Other registers altered:



mfvscr

### Vector/SIMD Multimedia Extension Technology

# mfvscr

### Move from Vector Status and Control Register (x'1000 0604)



The contents of the VSCR are placed into register vD.

**Note:** The programmer should assume that **mtvscr** and **mfvscr** take substantially longer to execute than other VX instructions.

Other registers altered:



# mtvscr

# mtvscr

Move to Vector Status and Control Register (x'1000 0C44)



VSCR  $\leftarrow$  (**v**B)<sub>96:127</sub>

The contents of register vB are placed into the VSCR.

Other registers altered:



stvebx

### Vector/SIMD Multimedia Extension Technology

# stvebx

### Store Vector Element Byte Indexed (x'7C00 010E)

stvebx	vS,	rA,rB				Form: X
31	vS	rA	r	В	135	0
if $\mathbf{r}$ A=0 t else EA $\leftarrow$ b + eb $\leftarrow$ EA <sub>60</sub> if the pr then MEM	hen $b \leftarrow 0$ $b \leftarrow (\mathbf{r}A)$ $(\mathbf{r}B)$	eb ×8:(eb ×8)	)+7	20 21		30 31

Let the effective address EA be the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB. Let m be the value of bits [60:63] of EA, where m is the byte offset of the byte in its aligned quadword in memory.

If the processor is in big-endian mode, byte m of register vS is stored into the byte in memory addressed by EA. If the processor is in little-endian mode, byte (15-m) of register vS is stored into the byte addressed by EA. *Figure 6-5* shows how a store instruction is performed for a vector register.

Other registers altered:



# stvehx

Store Vector Element Halfword Indexed (x'7C00 014E)

# stvehx



Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB with 0xFFFF\_FFFF\_FFFF\_FFFE. Let m be the value of bits [60:62] of EA, where m is the halfword offset of the halfword in its aligned quadword in memory.

If the processor is in big-endian mode, halfword m of register vS is stored into the halfword addressed by EA. If the processor is in little-endian mode, halfword (7-m) of register vS is stored into the halfword addressed by EA. *Figure 6-5* shows how a store instruction is performed for a vector register.

Other registers altered:



# stvewx

# stvewx

### Store Vector Element Word Indexed (x'7C00 018E)



Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB with 0xFFFF\_FFFF\_FFFF\_FFFC. Let m be the value of bits [60:61] of EA, where m is the word offset of the word in its aligned quadword in memory.

If the processor is in big-endian mode, word m of register vS is stored into the word addressed by EA. If the processor is in little-endian mode, word (3-m) of register vS is stored into the word addressed by EA. *Figure 6-5* shows how a store instruction is performed for a vector register.

Other registers altered:



stvx

Vector/SIMD Multimedia Extension Technology

# stvx

Store Vector Indexed (x'7C00 01CE)



Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value '0' if rA is equal to '0', and the contents of register rB with  $0xFFFF_FFF_FFF_FFF_FFF_0$ .

If the processor is in big-endian mode, the contents of register vS are stored into the quadword addressed by EA. If the processor is in little-endian mode, the contents of register vS[64–127] are stored into the double-word addressed by EA, and the contents of register vS[0–63] are stored into the doubleword addressed by (EA+8).

Figure 6-5 shows how a store instruction is performed for a vector register.

Other registers altered:



stvxl

0

### Vector/SIMD Multimedia Extension Technology

## stvxl Store Vector Indexed Last (x'7C00 03CE)

stvxl vS,rA,rB Form: X 31 vS rΑ rВ 487 0 5 6 15 16 20 21 10 11 30 31 if **r**A=0 then b  $\leftarrow$  0 else b  $\leftarrow$  (**r**A)  $EA \leftarrow (b + (\mathbf{r}B)) \& 0xFFFF_FFFF_FFFF_FFF0$ if the processor is in big-endian mode then MEM(EA,16)  $\leftarrow$  (**v**S) else MEM(EA,16)  $\leftarrow$  (**v**S)<sub>64:127</sub>  $\parallel$  (**v**S)<sub>0:63</sub> mark\_cache\_block\_as\_not\_likely\_to\_be\_needed\_again\_anytime\_soon(EA)

Let the effective address EA be the result of ANDing the sum of the contents of register rA, or the value 0 if rA is equal to '0', and the contents of register rB with 0xFFFF FFFF FFFF FFF0.

If the processor is in big-endian mode, the contents of register vS are stored into the quadword addressed by EA. If the processor is in little-endian mode, the contents of vS[64–127] are stored into the doubleword addressed by EA, and the contents of vS[0-63] are stored into the doubleword addressed by (EA+8). The stvxl instruction provides a hint that the quadword addressed by EA will probably not be needed again by the program in the near future.

Note that on some implementations, the hint provided by the stvxl instruction (see Section 5.2.2 Prioritizing Cache Block Replacement) is applied to the entire cache block containing the specified guadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for reuse when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the guadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the guadword is not likely to be displaced from the cache before the last reference. Figure 6-5 shows how a store instruction is performed on the vector registers.

Other registers altered:



# vaddcuw

# vaddcuw

Vector Add Carryout Unsigned Word (x'1000 0180)

vaddo	cuw	<b>v</b> D, <b>v</b> A,	vВ			Form: VX		
	04	vD	vA	vВ	384			
0	5	6 10	11 15	16 20	21	31		
	do i=0 to 127 by 32							
	bop <sub>0:32</sub> temp <sub>0:32</sub>	$ \begin{array}{l} \leftarrow & \text{ZeroExtend} \\ \leftarrow & \text{ZeroExtend} \\ \leftarrow & \text{aop}_{0:32} +_{ii} \\ 1 & \leftarrow & \text{ZeroExtend} \end{array} $	$d((\mathbf{v}B)_{1:1+31}, 33)$ t bop <sub>0:32</sub>					
	end							

Each unsigned-integer word element i register n vA is added to the corresponding unsigned-integer word element in vB. The carry out of bit [0] of the 32-bit sum is zero-extended to 32 bits and placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-8* shows the usage of the **vaddcuw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







vaddfp

### Vector/SIMD Multimedia Extension Technology

### **vaddfp** Vector Add Floating Point (x'1000 000A)



vaddi	fp	vD,vA	, <b>v</b> B			Form: VX		
	04	vD	vA	vВ	10			
0	5	6 10	11 15	16 20	21	31		
do i = 0 to 127 by 32								
	$(\mathbf{v}D)_{i:i+31} \leftarrow \text{RndToNearFP32}((\mathbf{v}A)_{i:i+31} +_{fp} (\mathbf{v}B)_{i:i+31})$							
	end							

Each single-precision floating-point element in register vA is added to the corresponding single-precision floating-point element in register vB. Each intermediate result is rounded and placed in the corresponding single-precision floating-point element in register vD.

If VSCR[NJ] ='1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

Other registers altered:

• None

*Figure 6-9* shows the usage of the **vaddfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-9. vaddfp—Add Four Floating-Point Elements (32-Bit)





# vaddsbs

# vaddsbs

Vector Add Signed Byte Saturate (x'1000 0300)

vadds	sbs	<b>v</b> D, <b>v</b> A, <b>v</b>	<b>v</b> B			Form: VX
	04	vD	٧A	vВ	768	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 8				
	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
	end					

Each signed-integer byte element in register vA is added to the corresponding signed-integer byte element in register vB. If the intermediate result is greater than  $2^7$ -1, it saturates to  $2^7$ -1. If the intermediate result is less than  $-2^7$ , it saturates to  $-2^7$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding element of register vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-10* shows the usage of the **vaddsbs** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.

Figure 6-10. vaddsbs — Add Saturating Sixteen Signed Integer Elements (8-Bit)





# vaddshs



Vector Add Signed Halfword Saturate (x'1000 0340)

vadd	shs	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
	04	vD	vA	vВ	832	
0	5	6 10	11 15	16 20	21	31
	$bop_{0:16}$ temp <sub>0:16</sub>	127 by 16 $\leftarrow$ SignExtend $\leftarrow$ SignExtend $\leftarrow$ aop <sub>0:16</sub> + <sub>in</sub> $\leftarrow$ SItoSIsat	d(( <b>v</b> B) <sub>i:i+15</sub> ,16 <sub>nt</sub> bop <sub>0:16</sub>			

Each element of **vaddshs** is a halfword.

Each signed-integer halfword element in register **v**A is added to the corresponding signed-integer halfword element in register **v**B. If the intermediate result is greater than  $2^{15}$ -1, it saturates to  $2^{15}$ -1. If the intermediate result is less than  $-2^{15}$ , it saturates to  $-2^{15}$ . If saturation occurs, the SAT bit is set. The result is placed into the corresponding halfword element of register **v**D.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-11* shows the usage of the **vaddshs** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.







# vaddsws

# vaddsws



Each element of **vaddsws** is a word.

Each signed-integer word element in register **v**A is added to the corresponding signed-integer word element in register **v**B. If the intermediate result is greater than  $2^{31}$ -1, it saturates to  $2^{31}$ -1. If the intermediate result is less than  $-2^{31}$ , it saturates to  $-2^{31}$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding word element of register **v**D.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Vector Add Signed Word Saturate (x'1000 0380)

*Figure 6-12* shows the usage of the **vaddsws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







# vaddubm



### Vector Add Unsigned Byte Modulo (x'1000 0000)



Each integer byte element in register vA is modulo added to the corresponding integer byte element in register register vB. The integer result is placed into the corresponding byte element of register vD.

Note: The vaddubm instruction can be used for unsigned or signed integers.

Other registers altered:

• None

*Figure 6-13* shows the **vaddubm** command usage. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.

Figure 6-13. vaddubm—Add Sixteen Integer Elements (8-Bit)





### vaddubs Vector Add Unsigned Byte Saturate (x'1000 0200)

# vaddubs

vaddubs vD,vA,vB Form: VX 04 vD vΑ vВ 512 0 5 6 10 11 15 16 20 21 31 do i=0 to 127 by 8  $\leftarrow$  ZeroExtend((**v**A)<sub>i:i+7</sub>,9) aop<sub>0:8</sub>  $\leftarrow$  ZeroExtend((**v**B)<sub>i:i+7</sub>,9) bop<sub>0:8</sub> temp<sub>0:8</sub>  $\leftarrow aop_{0:8} +_{int} bop_{0:8}$  $(\mathbf{v}D)_{i:i+7} \leftarrow \text{UItoUIsat}(\text{temp}_{0:8}, 8)$ end

Each unsigned-integer byte element in register vA is added to the corresponding unsigned-integer byte element in register vB. If the intermediate result is greater than  $2^8$ -1, it saturates to  $2^8$ -1. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding byte element of register vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-14* shows the usage of the **vaddubs** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.







# vadduhm

# vadduhm



vadd	uhm		vD,vA,v	<b>v</b> В				Form: VX 64 31		
	04		vD	vA		<b>v</b> В	64			
0	do i=0 to	-		11 15 <sub>nt</sub> ( <b>v</b> B) <sub>i:i+15</sub>	16	20	21	31		

Each integer halfword element in register  $\mathbf{v}A$  is added to the corresponding integer halfword element in register  $\mathbf{v}B$ . The integer result is placed into the corresponding halfword element of register  $\mathbf{v}D$ .

Note: The vadduhm instruction can be used for unsigned or signed integers.

Other registers altered:

• None

*Figure 6-15* shows the usage of the **vadduhm** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.







# vadduhs

# vadduhs

vadduhs	vD,vA,v	vA,vB					
04	٧D	vA	vВ	576			
bop <sub>0:16</sub> temp <sub>0:16</sub>		d(( <b>v</b> A) <sub>i:i+15</sub> ,17 d(( <b>v</b> B) <sub>i:i+15</sub> ,17 <sub>ht</sub> bop <sub>0:16</sub>		21	31		

Each unsigned-integer halfword element in register vA is added to the corresponding unsigned-integer halfword element in register vB. If the intermediate result is greater than  $2^{16}$ -1, it saturates to  $2^{16}$ -1. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding halfword element of register vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Vector Add Unsigned Halfword Saturate (x'1000 0240)

*Figure 6-16* shows the usage of the **vadduhs** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D are 16 bits in length.







# vadduwm



### Vector Add Unsigned Word Modulo (x'1000 0080)

vadd	vadduwm vD,vA,vB						Form: VX		
	04		vD		vA		<b>v</b> В	128	
0	5	6	10	11	15	16	20	21	31
do i=0 to 127 by 32 $(\mathbf{v}D)_{i:i+31} \leftarrow (\mathbf{v}A)_{i:i+31} +_{int} (\mathbf{v}B)_{i:i+31}$ end									

Each integer word element in register vA is modulo added to the corresponding integer word element in register vB. The integer result is placed into the corresponding word element of register vD.

Note: The vadduwm instruction can be used for unsigned or signed integers.

Other registers altered:

• None

*Figure 6-17* shows the usage of the **vadduwm** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.






### vadduws

# vadduws

vaddu	uws	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
	04	vD	vA	vВ	640	
0	5	6 10	11 15	16 20	21	31
	$bop_{0:32}$ temp <sub>0:32</sub>	127 by 3 $\leftarrow$ ZeroExtend $\leftarrow$ ZeroExtend $\leftarrow$ aop <sub>0:32</sub> + <sub>in</sub> $\leftarrow$ UItoUIsat	$d((\mathbf{v}B)_{1:1+31}, 33)$ t bop <sub>0:32</sub>			

Each unsigned-integer word element in register vA is added to the corresponding unsigned-integer word element in register vB. If the intermediate result is greater than  $2^{32}$ -1, it saturates to  $2^{32}$ -1. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding word element in register vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Vector Add Unsigned Word Saturate (x'1000 0280)

*Figure 6-18* shows the usage of the **vadduws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-18. vadduws—Add Saturating Four Unsigned Integer Elements (32-Bit)





vand

#### Vector/SIMD Multimedia Extension Technology

### vand

Vector Logical AND (x'1000 0404)

vand		<b>v</b> D, <b>v</b> A, <b>v</b>	vВ			Form: VX
	04	vD	vA	vВ	1028	
0	5	6 10	11 15	16 20	21	31
	$(\mathbf{v} D) \leftarrow (\mathbf{v} A)$	A) & ( <b>v</b> B)				

The contents of register vA are bitwise ANDed with the contents of register vB and the result is placed into register vD.

Other registers altered:

None

Figure 6-19 shows usage of the vand command.

Figure 6-19. vand—Logical Bitwise AND





### vandc

# vandc

Vector Logical AND with Complement (x'1000 0444)

vando	;	vD,vA	, <b>v</b> B			Form: VX
	04	vD	vA	vB	1092	
0	5	6 10	11 15	16 20	21	31
	$(\mathbf{v}_{\mathrm{D}}) \leftarrow (\mathbf{v}_{\mathrm{A}})$	A) & ¬( <b>v</b> B)				

The contents of register vA are ANDed with the one's complement of the contents of register vB and the result is placed into register vD.

Other registers altered:

None

Figure 6-20 shows usage of the vandc command.

Figure 6-20. vandc—Logical Bitwise AND with Complement





vavgsb

#### Vector/SIMD Multimedia Extension Technology

# vavgsb

Vector Average Signed Byte (x'1000 0502)

vavgsb	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
04	vD	٧A	vВ	1282	
0 !	5 6 10	11 15	16 20	21	31
aop <sub>0:8</sub> bop <sub>0:8</sub>	a 127 by 8 ← SignExten ← SignExten ← aop <sub>0:8</sub> + <sub>in</sub> $\leftarrow$ temp <sub>0:7</sub>	d(( <b>v</b> B) <sub>i:i+7</sub> ,9)			

Each signed-integer byte element in register **v**A is added to the corresponding signed-integer byte element in register **v**B, producing a 9-bit signed-integer sum. The sum is incremented by '1'. The high-order 8 bits of the result are placed into the corresponding byte element in register **v**D.

Other registers altered:

• None

*Figure 6-21* shows the usage of the **vavgsb** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.







### vavgsh

Vector Average Signed Halfword (x'1000 0542)

# vavgsh

vD,vA,vB Form: VX vavgsh 04 1346 vD vΑ vВ 0 5 6 10 11 15 16 20 21 31 do i=0 to 127 by 16 aop<sub>0:16</sub>  $\leftarrow$  SignExtend((**v**A)<sub>i:i+15</sub>, 17)  $\leftarrow$  SignExtend((**v**B)<sub>i:i+15</sub>, 17) bop<sub>0:16</sub>  $temp_{0:16} \leftarrow aop_{0:15} +_{int} bop_{0:15} +_{int} 1$  $(\mathbf{v}_{D})_{i:i+15} \leftarrow temp_{0:15}$ end

Each signed-integer halfword element in register vA is added to the corresponding signed-integer halfword element in register vB, producing an 17-bit signed-integer sum. The sum is incremented by '1'. The high-order 16 bits of the result are placed into the corresponding halfword element in register vD.

Other registers altered:

None

*Figure 6-22* shows the usage of the **vavgsh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-22. vavgsh—Average Eight Signed Integer Elements (16-bits)







vavgsw

#### Vector/SIMD Multimedia Extension Technology

### vavgsw

Vector Average Signed Word (x'1000 0582)

vavgs	SW	<b>v</b> D, <b>v</b> A,	vВ			Form: VX
	04	vD	vA	vВ	1410	
0	5	6 10	11 15	16 20	21	31
	$bop_{0:32}$ temp <sub>0:32</sub>	127 by 32 $\leftarrow$ SignExtend $\leftarrow$ SignExtend $\leftarrow$ aop <sub>0:32</sub> + <sub>ir</sub> $\leftarrow$ temp <sub>0:31</sub>	d(( <b>v</b> B) <sub>i:i+31</sub> ,33	)		
	end					

Each signed-integer word element in register **v**A is added to the corresponding signed-integer word element in register **v**B, producing a 33-bit signed-integer sum. The sum is incremented by '1'. The high-order 32 bits of the result are placed into the corresponding word element of register **v**D.

Other registers altered:

• None

*Figure 6-23* shows the usage of the **vavgsw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







### vavgub

# vavgub

Vector Average Unsigned Byte (x'1000 0402)

vavgu	b		<b>v</b> D, <b>v</b> A,v	<b>v</b> В				Form: VX
	04		vD	vA	v	ſΒ	1026	
0	5	6	10	11 15	16	20	21	31
	bop <sub>0:n</sub>	$\begin{array}{c} \downarrow \\ \downarrow \\ \downarrow \end{array}$	ZeroExtend ZeroExtend $aop_{0:8}$ + <sub>int</sub>	(( <b>v</b> A) <sub>i:i+7</sub> ,9) (( <b>v</b> B) <sub>i:i+71</sub> ,9) bop <sub>0:8</sub> + <sub>int</sub> 1				
	end							

Each unsigned-integer byte element in register vA is added to the corresponding unsigned-integer byte element in register vB, producing a 9-bit unsigned-integer sum. The sum is incremented by '1'. The high-order 8 bits of the result are placed into the corresponding element of register vD.

Other registers altered:

None

*Figure 6-24* shows the usage of the **vavgub** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.



Figure 6-24. vavgub—Average Sixteen Unsigned Integer Elements (8-bits)





vavguh

#### Vector/SIMD Multimedia Extension Technology

# vavguh

Vector Average Unsigned Halfword (x'1000 0442)

vavgu	lh		<b>v</b> D, <b>v</b> A, <b>v</b>	<b>v</b> В						Form: VX
	04		vD	vA			vВ		1090	
0	5	6	10	11	15	16	20	21		31
	$bop_{0:16}$ temp <sub>0:16</sub>	$\downarrow \downarrow \downarrow \downarrow \downarrow$	by 16 ZeroExtend ZeroExtend aop <sub>0:16</sub> + <sub>int</sub> temp <sub>0:15</sub>	(( <b>v</b> B) <sub>i:i+1</sub>	<sub>5</sub> ,17)					
	end									

Each unsigned-integer halfword element in register vA is added to the corresponding unsigned-integer halfword element in register vB, producing a 17-bit unsigned-integer. The sum is incremented by '1'. The high-order 16 bits of the result are placed into the corresponding halfword element of register vD.

Other registers altered:

• None

*Figure 6-25* shows the usage of the **vavgsh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-25. vavgsh — Average Eight Signed Integer Elements (16-Bit)





### vavguw

### vavguw



Each unsigned-integer word element in register vA is added to the corresponding unsigned-integer word element in register vB, producing an 33-bit unsigned-integer sum. The sum is incremented by '1'. The high-order 32 bits of the result are placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-26* shows the usage of the **vavguw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-26. vavguw—Average Four Unsigned Integer Elements (32-Bit)









# vcfsx

vcfsx

### Vector Convert from Signed Fixed-Point Word (x'1000 034A)



Each signed fixed-point integer word element in register **v**B is converted to the nearest single-precision floating-point value. The result is divided by  $2^{UIMM}$  (UIMM = unsigned immediate value) and placed into the corresponding word element in register **v**D.

Other registers altered:

• None

*Figure 6-27* shows the usage of the **vcfsx** command. Each of the four elements in the vectors **v**B and **v**D is 32 bits in length.

Figure 6-27. vcfsx—Convert Four Signed Integer Elements to Four Floating-Point Elements (32-Bit)





## vcfux

# vcfux

Vector Convert from Unsigned Fixed-Point Word (x'1000 030A)



Each unsigned fixed-point integer word element in regiser **v**B is converted to the nearest single-precision floating-point value. The result is divided by  $2^{\text{UIMM}}$  and placed into the corresponding word element in register **v**D.

Other registers altered:

None

*Figure 6-28* shows the usage of the **vcfux** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.

Figure 6-28. vcfux—Convert Four Unsigned Integer Elements to Four Floating-Point Elements (32-Bit)





# vcmpbfp*x*

# vcmpbfp*x*

Vector Compare Bounds Floating Point (x'1000 03C6)

vcmpbfp vcmpbfp.	<b>v</b> D, <b>v</b> A, <b>v</b> D, <b>v</b> A,		(Rc='0') (Rc='1')	Form: VXR	
04	vD	٧A	vВ	Rc	966
ge ← (( <b>v</b> ( <b>v</b> D) <sub>i:i+31</sub> end if Rc=1 the ib ← ( <b>v</b> D	127 by 32 $\mathbf{r}_{A}$ ) <sub>i:i+31</sub> $\leq_{fp}$ ( $\mathbf{v}_{E}$ $\mathbf{r}_{A}$ ) <sub>i:i+31</sub> $\geq_{fp}$ - ( $\mathbf{v}_{1}$ $\mathbf{r}_{1}$ $\leftarrow$ -le    -ge    en do	3) <sub>i:i+31</sub> ) B) <sub>i:i+31</sub> ) <sup>30</sup> 0	16 20	21 22	31

Each single-precision floating-point word element in register vA is compared to the corresponding singleprecision floating-point element in register vB. A 2-bit value is formed that indicates whether the element in register vA is within the bounds specified by the element in register vB, as follows.

Bit [0] of the 2-bit value is '0' if the element in register vA is less than or equal to the element in register vB, and is '1' otherwise. Bit [1] of the 2-bit value is '0' if the element in register vA is greater than or equal to the negative of the element in register vB, and is '1' otherwise.

The 2-bit value is placed into the high-order two bits of the corresponding word element (bits [0-1] for word element 0, bits [32-33] for word element 1, bits [64-65] for word element 2, bits [96-97] for word element 3) of register **v**D and the remaining bits of the element are set to '0'.

If Rc='1', CR Field 6 is set to indicate whether all four elements in register vA are within the bounds specified by the corresponding element in register vB, as follows:

• CR6 = 0b00 || all\_within\_bounds || 0

**Note:** If any single-precision floating-point word element in register vB is negative; the corresponding element in register vA is out of bounds. Note that if a vA or a vB element is a NaN, the two high order bits of the corresponding result will both have the value '1'.

If VSCR[NJ] ='1', every denormalized operand element is truncated to '0' before the comparison is made.

Other registers altered:

Condition register (CR6):
 Affected: Bit [2] (if Rc ='1')

*Figure 6-29* shows the usage of the **vcmpbfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.





Figure 6-29. vcmpbfp—Compare Bounds of Four Floating-Point Elements (32-Bit)



#### vcmpeqfpx vcmpeqfpx Vector Compare Equal-to-Floating Point (x'1000 00C6) vD,vA,vB Form: VXR vcmpeqfp (Rc = '0')vcmpeqfp. vD,vA,vB (Rc = '1')Rc 04 vD vΑ vВ 198 20 21 22 0 5 6 31 10 11 15 16 do i=0 to 127 by 32 if (**v**A)<sub>i:i+31</sub> =<sub>fp</sub> (**v**B)<sub>i:i+31</sub> then $(\mathbf{v}D)_{i:i+31} \leftarrow 0$ xFFFF\_FFF else $(\mathbf{v}D)_{i:i+31} \leftarrow 0 \times 0000_{000}$ end if Rc=1 then do $t \leftarrow ((\mathbf{v}D) = {}^{128}1)$ $f \leftarrow ((\mathbf{v}D) = {}^{128}O)$ CR<sub>24:27</sub> ← t || 0b0 || f || 0b0 end

Each single-precision floating-point word element in register vA is compared to the corresponding single-precision floating-point word element in register vB. The corresponding word element in vD is set to all '1's if the element in register vA is equal to the element in register vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 field is set according to all, some, or none of the elements pairs compare equal:

• CR6 = all\_equal || 0b0 || none\_equal || 0b0

Note: If a vA or vB element is a NaN, the corresponding result will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-30* shows the usage of the **vcmpeqfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-30. vcmpeqfp—Compare Equal of Four Floating-Point Elements (32-Bit)





### vcmpequbx

# vcmpequbx

Vector Compare Equal-to Unsigned Byte (x'1000 0006)

vcmpequb vcmpequb.					(Rc = '0') (Rc = '1')	Form: VXR			
	04	vD		vA	<b>v</b> В		Rc	6	
0	5	6	0 11	15	16	20	21	22	31
do i=0 to 127 by 8 if $(\mathbf{v}A)_{i:i+7} =_{int} (\mathbf{v}B)_{i:i+7}$ then $(\mathbf{v}D)_{i:i+7} \leftarrow ^{8}1$ else $(\mathbf{v}D_{j:i+7} \leftarrow ^{8}0)$ end if Rc=1 then do									
	$f \leftarrow ((\mathbf{v})$	D) = ${}^{128}$ 1) D) = ${}^{128}$ 0) ] $\leftarrow$ t    0b0	f    0b0						

Each integer byte element in register vA is compared to the corresponding integer byte element in register vB. The corresponding byte element in register vD is set to all '1's if the element in register vA is equal to the element in register vB, and is cleared to all '0's otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal:

• CR6 = all\_equal || 0b0 || none\_equal || 0b0

Note: vcmpequb[.] can be used for unsigned or signed integers.

Other registers altered:

• Condition register (CR6): Affected: Bits [0–3] (if Rc ='1')

*Figure 6-31* shows the usage of the **vcmpequb** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.

Figure 6-31. vcmpequb—Compare Equal of Sixteen Integer Elements (8-bits)





## vcmpequhx

### vcmpequhx

Vector Compare Equal-to Unsigned Halfword (x'1000 0046)

vcmpequh vcmpequh.		vD,vA,vB vD,vA,vB			(Rc = '0') (Rc = '1')			Form: VXR	
	04	vD	vA		vВ		Rc	70	
0	5	6 10	11	15 1	16	20	21 22		31
do i=0 to 127 by 16 if $(\mathbf{v}A)_{i:i+15} =_{int} (\mathbf{v}B)_{i:i+15}$ then $\mathbf{v}D_{i:i+15} \leftarrow {}^{16}1$ else $\mathbf{v}D_{i:i+15} \leftarrow {}^{16}0$ end									
	if Rc=1 the t $\leftarrow$ ( <b>v</b> D f $\leftarrow$ ( <b>v</b> D CR[24:27] end	= <sup>128</sup> 1)	f    060						

Each integer halfword element in vA is compared to the corresponding integer halfword element in vB. The corresponding halfword element in vD is set to all '1's if the element in vA is equal to the element in vB, and is cleared to all '0's otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal:

• CR6 = all\_equal || 0b0 || none\_equal || 0b0.

Note: vcmpequh[.] can be used for unsigned or signed integers.

Other registers altered:

 Condition register (CR6): Affected: Bits [0–3] (if Rc ='1')

*Figure 6-32* shows the usage of the **vcmpequh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-32. vcmpequh—Compare Equal of Eight Integer Elements (16-Bit)





### vcmpequwx

### vcmpequwx

Vector Compare Equal-to Unsigned Word (x'1000 0086)

vcmpequw vcmpequw.		<b>v</b> D, <b>v</b> A <b>v</b> D, <b>v</b> A		(Rc = '0') (Rc = '1')			Form:	VXR
	04	vD	vA	v	rВ	Rc	134	
0	5	6 10	11 1	5 16	20	21 22		31
	do i=0 to 127 by 32 if $(\mathbf{v}A)_{i:i+311} =_{int} (\mathbf{v}B)_{i:i+31}$ then $(\mathbf{v}D)_{i:i+31} \leftarrow {}^{n}1$ else $(\mathbf{v}D)_{i:i+31} \leftarrow {}^{n}0$ end							
	$f \leftarrow ((\mathbf{v})$	$\begin{array}{l} \text{len do} \\ \text{D} ) &= \ ^{128}\text{l} ) \\ \text{D} ) &= \ ^{128}\text{O} ) \\ \text{l} &\leftarrow \text{t} \parallel \text{ObO} \parallel \end{array}$	f    060					

Each integer word element in register vA is compared to the corresponding integer word element in register vB. The corresponding element in register vD is set to all '1's if the element in register vA is equal to the element in register vB, and is cleared to all '0's otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal:

• CR6 = all\_equal || 0b0 || none\_equal || 0b0

Note: vcmpequw[.] can be used for unsigned or signed integers.

Other registers altered:

Condition register (CR6):
 Affected: Bits [0-3] (if Rc ='1')

*Figure 6-33* shows the usage of the **vcmpequw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-33. vcmpequw—Compare Equal of Four Integer Elements (32-Bit)





# vcmpgefpx

vcmpgefpx

Vector Compare Greater-Than-or-Equal-to Floating Point (x'1000 01C6)

vcmpgefp vcmpgefp.		vD,vA, vD,vA,		(Rc='0') (Rc='1')	Form: VXR	
	04	vD	٧A	<b>v</b> В	Rc	454
0	5	6 10	11 15	16 20	21 22	31
	do i=0 to i if ( <b>v</b> A) <sub>i:</sub> then ( <b>v</b> D else ( <b>v</b> D end					
	if Rc=1 the $t \leftarrow ((\mathbf{v}I) f \leftarrow ((\mathbf{v}I) f \leftarrow ((\mathbf{v}I) f \leftarrow (\mathbf{v}I) f \leftarrow (\mathbf{v}I) f \leftarrow (\mathbf{v}I) f \leftarrow (\mathbf{v}I) f \leftarrow \mathbf{c}R_{24:27} \leftarrow \mathbf{c}R_{24:27}$ end	$(1) = \frac{128}{1}$	0ರ0			

Each single-precision floating-point word element in register vA is compared to the corresponding singleprecision floating-point word element in register vB. The corresponding word element in register vD is set to all '1's if the element in register vA is greater than or equal to the element in register vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_or\_equal || 0b0 || none greater\_or\_equal || 0b0.

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

 Condition register (CR6): Affected: Bits [0-3] (if Rc = '1')

*Figure 6-34* shows the usage of the **vcmpgefp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-34. vcmpgefp—Compare Greater-Than-or-Equal of Four Floating-Point Elements (32-Bit)



wise.

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0. Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

If Rc ='1', CR6 is set as follows:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

Figure 6-17 shows the usage of the vcmpgtfp command. Each of the four elements in the registers vA, vB, and vD is 32 bits in length.

Figure 6-35. vcmpgtfp—Compare Greater-Than of Four Floating-Point Elements (32-Bit)



Vector/SIMD Multimedia Extension Technology

vcmpgtfpx Vector Compare Greater-Than Floating-Point (x'1000 02C6)

vcmp vcmp	ogtfp ogtfp.	vD,vA, vD,vA,		(Rc = '0') (Rc = '1')		Form: VXR
	04	vD	vA	vВ	Rc	710
0	5	6 10	11 15	16 20	21 22	31
	do i=0 to i	127 by 32				
	then	$\begin{array}{c} \text{:i+31} >_{\text{fp}} (\mathbf{v}B)_{\text{i:i}} \\ (\mathbf{v}D)_{\text{i:i+31}} \leftarrow 02 \\ (\mathbf{v}D)_{\text{i:i+31}} \leftarrow 02 \end{array}$	<ffff_ffff< td=""><td></td><td></td><th></th></ffff_ffff<>			
	end					
	if Rc=1 the	en do				
	$t \leftarrow ((\mathbf{v}) \\ f \leftarrow ((\mathbf{v}) \\ CR[24:27] \\ end$		0d0    5			

Each single-precision floating-point word element in register vA is compared to the corresponding singleprecision floating-point word element in register vB. The corresponding word element in register vD is set to all '1's if the element in register vA is greater than the element in register vB, and is cleared to all '0's other-

vΑ vВ vD



vcmpgtfpx



## vcmpgtsb*x*

## vcmpgtsbx

Vector Compare Greater-Than Signed Byte (x'1000 0306)

vcmpgtsb vcmpgtsb.	<b>v</b> D, <b>v</b> A, <b>v</b> <b>v</b> D, <b>v</b> A, <b>v</b>		(Rc = '0') (Rc = '1')		Form: VXR
04	vD	vA	vВ	Rc 7	74
0 5	6 10	11 15	16 20	21 22	31
then else end if Rc=1 the t $\leftarrow$ (( <b>v</b> I f $\leftarrow$ (( <b>v</b> I	$[\mathbf{v}_{i+7}]_{si} (\mathbf{v}_{B})_{i:i+7} \leftarrow {}^{8}1$ $(\mathbf{v}_{D})_{i:i+7} \leftarrow {}^{8}0$ $(\mathbf{v}_{D})_{i:i+7} \leftarrow {}^{8}0$ en do $(\mathbf{v}_{i+1}) = {}^{128}1)$				

Each signed-integer byte element in register vA is compared to the corresponding signed-integer byte element in register vB. The corresponding element in vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0.

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-36* shows the usage of the **vcmpgtsb** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.

Figure 6-36. vcmpgtsb—Compare Greater-Than of Sixteen Signed Integer Elements (8-Bit)





### vcmpgtshx

# vcmpgtsh*x*

Vector Compare Greater-Than Condition Register Signed Halfword (x'1000 0346)

vcmpgtsh vcmpgtsh.	<b>v</b> D, <b>v</b> A, <b>v</b> D, <b>v</b> A,		(Rc = '0') (Rc = '1')		Form: VXR
04	vD	vA	<b>v</b> В	Rc	838
0 5	6 10	11 15	16 20	21 22	31
then	127 by 16 :i+15 > <sub>si</sub> ( <b>v</b> B) <sub>i:i</sub> (vD) <sub>i:i+15</sub> 16 (vD) <sub>i:i+15</sub> 16	L			
if Rc=1 th t $\leftarrow$ (( <b>v</b> f $\leftarrow$ (( <b>v</b> )	en do D) = <sup>128</sup> 1) D) = <sup>128</sup> 0) - t    Ob0    f	060			

Each signed-integer halfword element in register vA is compared to the corresponding signed-integer halfword element in register vB. The corresponding halfword element in register vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0.

Note: If a vA or vB element is a NaN, the corresponding results will be  $0x0000_0000$ .

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-37* shows the usage of the **vcmpgtsh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-37. vcmpgtsh—Compare Greater-Than of Eight Signed Integer Elements (16-Bit)





### vcmpgtsw*x*

### vcmpgtswx

Vector Compare Greater-Than Signed Word (x'1000 0386)

	ogtsw ogtsw.	vD,vA, vD,vA,		(Rc = '0') (Rc = '1')		Form: VXR
	04	vD	vA	<b>v</b> В	Rc	902
0	5	6 10	11 15	16 20	21 22	31
	then ( else (	127 by 32 $a_{31} >_{si} (\mathbf{v}B)_{i:i+31}$ $\mathbf{v}D)_{i:i+31} \leftarrow {}^{32}1$ $\mathbf{v}D)_{i:i+31} \leftarrow {}^{32}0$	1			
	end if Rc=1 th	en do				
	t ← (( <b>v</b> I f ← (( <b>v</b> I	$D) = \frac{128}{1}$ $D) = \frac{128}{0}$ $- t \parallel 0b0 \parallel f \parallel$	0b0			

Each signed-integer word element in register vA is compared to the corresponding signed-integer word element in register vB. The corresponding word element in register vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0.

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-38* shows the usage of the **vcmpgtsw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-38. vcmpgtsw—Compare Greater-Than of Four Signed Integer Elements (32-Bit)





vcmpgtubx

vcmpgtub*x* 

Vector Compare Greater-Than Unsigned Byte (x'1000 0206)

vcmp vcmp		vD,vA, vD,vA,		(Rc = '0') (Rc = '1')		Form: VXR
	04	vD	vA	vВ	Rc	518
0	5	6 10	11 15	16 20	21 22	31
	then	127 by 8 $_{i+7} >_{ui} (\mathbf{v}B)_{i:i+7}$ $(\mathbf{v}D)_{i:i+7} \leftarrow ^{8}1$ $(\mathbf{v}D)_{i:i+7} \leftarrow ^{8}0$				
	$f \leftarrow (\mathbf{v}$	len do D) = <sup>128</sup> 1) D) = <sup>128</sup> 0) ] ← t    0b0    :	E    0ъ0			

Each unsigned-integer byte element in register vA is compared to the corresponding unsigned-integer byte element in register vB. The corresponding byte element in register vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0.

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-39* shows the usage of the **vcmpgtub** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.

Figure 6-39. vcmpgtub—Compare Greater-Than of Sixteen Unsigned Integer Elements (8-Bit)





# vcmpgtuh*x*

# vcmpgtuh*x*

Vector Compare Greater-Than Unsigned Halfword (x'1000 0246)

vcmp vcmp		vD,vA, vD,vA,		(Rc = '0') (Rc = '1')		Form: VXR
	04	vD	vA	<b>v</b> В	Rc	582
0	5	6 10	11 15	16 20	21 22	31
	then	127 by 16 $(\mathbf{v}_{B})_{i:i+151} >_{ui} (\mathbf{v}_{B})_{i:i+15} \leftarrow \mathbf{v}_{B}$ $(\mathbf{v}_{D})_{i:i+15} \leftarrow \mathbf{v}_{B}$ $(\mathbf{v}_{D})_{i:i+15} \leftarrow \mathbf{v}_{B}$	1			
	end					
	if Rc=1 the t $\leftarrow$ (( <b>v</b> I f $\leftarrow$ (( <b>v</b> I CR[24-27] end	$(1) = \frac{128}{1}$	е II 0ъ0			

Each unsigned-integer halfword element in register vA is compared to the corresponding unsigned-integer halfword element in register vB. The corresponding halfword element in register vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none greater\_than || 0b0

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-40* shows the usage of the **vcmpgtuh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-40. vcmpgtuh—Compare Greater-Than of Eight Unsigned Integer Elements (16-Bit)





### vcmpgtuw*x*

## vcmpgtuw*x*

Vector Compare Greater-Than Unsigned Word (x'1000 0286)

vcmp vcmp	gtuw gtuw.	vD,vA vD,vA		(Rc = '0') (Rc = '1')			Form: VXR
	04	vD	vA	vВ	Rc	646	
0	5	6 10	11 15	16 20	21 2	2	31
	then else	127 by 32 : $i+31 >_{ui} (\mathbf{v}B)_i$ $\mathbf{v}D)_{i:i+31} \leftarrow \mathbf{v}D)_{i:i+31} \leftarrow \mathbf{v}D$	<sup>32</sup> 1				
	end						
	if Rc=1 th						
	f	D) = <sup>128</sup> 1) D) = <sup>128</sup> 0) 7] ← t    0b0	f    0b0				

Each unsigned-integer word element in register vA is compared to the corresponding unsigned-integer word element in register vB. The corresponding word element in register vD is set to all '1's if the element in vA is greater than the element in vB, and is cleared to all '0's otherwise.

If Rc ='1', CR6 is set as follows:

• CR6 = all\_greater\_than || 0b0 || none\_greater\_than || 0b0

Note: If a vA or vB element is a NaN, the corresponding results will be 0x0000\_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits [0-3] (if Rc ='1')

*Figure 6-41* shows the usage of the **vcmpgtuw** command. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits in length.

Figure 6-41. vcmpgtuw—Compare Greater-Than of Four Unsigned Integer Elements (32-Bit)



### vctsxs

vctsxs

#### Vector Convert to Signed Fixed-Point Word Saturate (x'1000 03CA) vD,vB,UIMM Form: VX vctsxs UIMM 04 vD vВ 970 0 5 6 10 11 15 16 20 21 31 do i=0 to 127 by 32 if $(\mathbf{v}B)_{i+1:i+8}=255 \mid (\mathbf{v}B)_{i+1:i+8} + UIMM \le 254$ then $(\mathbf{v}_{D})_{\texttt{i:i+31}} \leftarrow \texttt{CnvtFP32ToSI32Sat}((\mathbf{v}_{B})_{\texttt{i:i+31}} *_{\texttt{fp}} 2^{\texttt{UIMM}})$ else do if $(\mathbf{v}B)_i=0$ then $(\mathbf{v}D)_{i:i+31} \leftarrow 0x7FFF_FFFF$ else $(\mathbf{v}_{D})_{i:i+31} \leftarrow 0 \times 8000_{000}$ $VSCR_{SAT} \leftarrow 1$ end end

Each single-precision word element in register **v**B is multiplied by  $2^{\text{UIMM}}$ . The product is converted to a signed integer using the rounding mode, Round toward Zero. If the intermediate result is greater than ( $2^{31}$ -1) it saturates to ( $2^{31}$ -1); if it is less than - $2^{31}$  it saturates to - $2^{31}$ . A signed-integer result is placed into the corresponding word element in register **v**D.

Fixed-point integers used by the vector convert instructions can be interpreted as consisting of 32-UIMM integer bits followed by UIMM fraction bits. The vector convert to fixed-point word instructions support only the rounding mode, Round toward Zero. A single-precision number can be converted to a fixed-point integer using any of the other three rounding modes by executing the appropriate vector round to floating-point integer instruction before the vector convert to fixed-point word instruction.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-42* shows the usage of the **vctsxs** command. Each of the four elements in the vectors **v**B and **v**D is 32 bits in length.



Figure 6-42. vctsxs—Convert Four Floating-Point Elements to Four Signed Integer Elements (32-Bit)





### vctuxs

## vctuxs

Vector Convert to Unsigned Fixed-Point Word Saturate (x'1000 038A)

V	ctuxs	vD,vB,UI№	1M			Form: VX
	04	vD	UIMM	<b>v</b> В	906	
C	5	6 10	11 15	16 20	21	31
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$					
	end end					

Each single-precision floating-point word element in **v**B is multiplied by  $2^{UIM}$ . The product is converted to an unsigned fixed-point integer using the rounding mode Round toward Zero. If the intermediate result is greater than ( $2^{32}$ -1) it saturates to ( $2^{32}$ -1) and if it is less than '0' it saturates to '0'. The unsigned-integer result is placed into the corresponding word element in register **v**D.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-43* shows the usage of the **vctuxs** command. Each of the four elements in the vectors **v**B and **v**D is 32 bits in length.





# vexptefp

# vexptefp

Vector 2 Raised to the Exponent Estimate Floating Point (x'1000 018A)

vexp	otefp		<b>v</b> D,	<b>v</b> В					Form: VX
	04	٧D			00000		<b>v</b> В	394	
0	5	6	10	11	15	5 16	20	21	31
	do i=0 to	127 by 32							
	$x \leftarrow (\mathbf{v}_B)$	)i:i+31							
	( <b>v</b> D) <sub>i:i+3</sub>	$_1 \leftarrow 2^x$							
	end								

The single-precision floating-point estimate of 2 raised to the power of each single-precision floating-point element in register **v**B is placed into the corresponding element in register **v**D.

The estimate has a relative error in precision no greater than one part in 16, that is,

$$\frac{\text{estimate} - 2^{X}}{2^{X}} \le \frac{1}{16}$$

where x is the value of the element in vB. The most significant 12 bits of the estimate's significant are monotonic. Note that the value placed into the element of vD may vary between implementations, and between different executions on the same implementation.

If an operation has an integral value and the resulting value is not '0' or  $+\infty$ , the result is exact.

Operation with various special values of the element in vB is summarized below.

Value of Element in <b>v</b> B	Result
-00	+0
-0	+1
+0	+1
+∞	+∞
NaN	QNaN

If VSCR[NJ] ='1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

Other registers altered:

• None

*Figure 6-44* shows the usage of the **vexptefp** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.









vlogefp

#### Vector/SIMD Multimedia Extension Technology

### **vlogefp** Vector Log<sub>2</sub> Estimate Floating Point (x'1000 01CA)



The single-precision floating-point estimate of the base 2 logarithm of each single-precision floating-point element in register **v**B is placed into the corresponding element in register **v**D.

The estimate has an absolute error in precision (absolute value of the difference between the estimate and the infinitely precise value) no greater than 2<sup>-5</sup>. The estimate has a relative error in precision no greater than one part in 8, as described below:

$$\left(\left|\text{estimate - } \log_2(x)\right| \leq \frac{1}{32}\right) \qquad \text{ unless } \qquad |x-1| \leq \frac{1}{8}$$

where *x* is the value of the element in register **v**B, except when  $|x-1| \le 1 \div 8$ . The most significant 12 bits of the estimate's significant are monotonic. Note that the value placed into the element in register **v**D may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the element in register **v**B is summarized below.

Table 6-6.	vlogefp	with Special	Values
------------	---------	--------------	--------

Value	Result				
-00	QNaN				
less than 0	QNaN				
±0	-00				
+∞	+∞				
NaN	QNaN				

If VSCR[NJ] = '1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

Other registers altered:

• None

*Figure 6-45* shows the usage of the **vexptefp** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.









# vmaddfp



Vector Multiply Add Floating Point (x'1000 002E)

vmaddfp			vD,vA,vC,vB						Form	ו: VA	
	04		vD		vA		vВ	vC	;	46	
0	5	6	10	11	15	16	20	21	2	6	31
do i=0 to 127 by 32 $(\mathbf{v}D)_{i:i+31} \leftarrow \text{RndToNearFP32(((\mathbf{v}A)_{i:i+31} *_{fp} (\mathbf{v}C)_{i:i+31}) +_{fp} (\mathbf{v}B)_{i:i+31})$ end											

Each single-precision floating-point word element in register **v**A is multiplied by the corresponding single-precision floating-point word element in register **v**C. The corresponding single-precision floating-point word element in register **v**B is added to the product. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element in register **v**D.

Note that a vector multiply floating-point instruction is not provided. The effect of such an instruction can be obtained by using **vmaddfp** with **v**B containing the value -0.0 ( $0x8000_{0000}$ ) in each of its four single-precision floating-point word elements. (The value must be -0.0, not +0.0, in order to obtain the IEEE-conforming result of -0.0 when the result of the multiplication is -0.)

Other registers altered:

None

If VSCR[NJ] ='1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

*Figure 6-46* shows the usage of the **vmaddfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.



Figure 6-46. vmaddfp—Multiply-Add Four Floating-Point Elements (32-Bit)



### Fiaure

None

*Figure 6-47* shows the usage of the **vmaxfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-47. vmaxfp—Maximum of Four Floating-Point Elements (32-Bit)

values is placed into the corresponding word element in register vD.

The maximum of +0 and -0 is +0. The maximum of any value and a NaN is a QNaN.







# vmaxfp



precision floating-point word element in register vB. The larger of the two single-precision floating-point

### \_\_\_\_\_

Other registers altered:

Vector Maximum Floating Point (x'1000 040A)



vmaxfp



vmaxsb

#### Vector/SIMD Multimedia Extension Technology

### vmaxsb

Vector Maximum Signed Byte (x'1000 0102)



Each signed-integer byte element in register vA is compared to the corresponding signed-integer byte element in register vB. The larger of the two signed-integer values is placed into the corresponding byte element in register vD.

Other registers altered:

None

*Figure 6-48* shows the usage of the **vmaxsb** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-48. vmaxsb—Maximum of Sixteen Signed Integer Elements (8-Bit)





### vmaxsh

### vmaxsh



Each signed-integer halfword element in register vA is compared to the corresponding signed-integer halfword element in register vB. The larger of the two signed-integer values is placed into the corresponding halfword element in register vD.

Other registers altered:

None

*Figure 6-49* shows the usage of the **vmaxsh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-49. vmaxsh—Maximum of Eight Signed Integer Elements (16-Bit)







vmaxsw

#### Vector/SIMD Multimedia Extension Technology

### vmaxsw

Vector Maximum Signed Word (x'1000 0182)



Each signed-integer word element in register vA is compared to the corresponding signed-integer word element in register vB. The larger of the two signed-integer values is placed into the corresponding word element in register vD.

Other registers altered:

None

*Figure 6-50* shows the usage of the **vmaxsw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-50. vmaxsw—Maximum of Four Signed Integer Elements (32-Bit)




### vmaxub

#### Vector Maximum Signed Byte (x'1000 0002)



Each unsigned-integer byte element in register vA is compared to the corresponding unsigned-integer byte element in register vB. The larger of the two unsigned-integer values is placed into the corresponding byte element in register vD.

Other registers altered:

None

*Figure 6-51* shows the usage of the **vmaxub** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-51. vmaxub—Maximum of Sixteen Unsigned Integer Elements (8-Bit)





vmaxub



## vmaxuh

## vmaxuh



vmax	cuh	<b>v</b> D, <b>v</b> A, <b>v</b> B							Form: VX	
	04	v	′D	νA			<b>v</b> В		66	
0	5	6	10	11	15	16	20	21		31
do i=0 to 127 by 16 if $(\mathbf{v}A)_{i:i+15} \geq_{ui} (\mathbf{v}B)_{i:i+15}$ then $(\mathbf{v}D)_{i:i+15} \leftarrow (\mathbf{v}A)_{i:i+15}$										
	else end	<b>7</b> B) <sub>i:i+15</sub>								

Each unsigned-integer halfword element in register **v**A is compared to the corresponding unsigned-integer halfword element in register **v**B. The larger of the two unsigned-integer values is placed into the corresponding halfword element in register **v**D.

Other registers altered:

None

*Figure 6-52* shows the usage of the **vmaxuh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-52. vmaxuh—Maximum of Eight Unsigned Integer Elements (16-Bit)





#### vmaxuw

### vmaxuw

Form: VX

31



if  $(\mathbf{v}A)_{1:i+31} \ge_{ui} (\mathbf{v}B)_{1:i+31}$ then  $(\mathbf{v}D)_{1:i+31} \leftarrow (\mathbf{v}A)_{1:i+31}$ else  $(\mathbf{v}D)_{1:i+31} \leftarrow (\mathbf{v}B)_{1:i+31}$ end

Each unsigned-integer word element in register vA is compared to the corresponding unsigned-integer word element in register vB. The larger of the two unsigned-integer values is placed into the corresponding word element in register vD.

Other registers altered:

None

*Figure 6-53* shows the usage of the **vmaxuw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-53. vmaxuw—Maximum of Four Unsigned Integer Elements (32-Bit)





## vmhaddshs

# vmhaddshs

Vector Multiply High and Add Signed Halfword Saturate (x'1000 0020)

vmha	ddshs	vD,vA,vB,v	vD,vA,vB,vC								
	04	vD	٧A	vВ	vC	32					
0	5	6 10	11 15	16 20	21 25	26 31					
	temp <sub>0:16</sub>	127 by 16 $\leftarrow$ ( <b>v</b> A) <sub>i:i+15</sub> $\leftarrow$ prod <sub>0:16</sub> + $_5 \leftarrow$ SItoSIsat	int SignExtend	(( <b>v</b> C) <sub>i:i+15</sub> ,17)							

Each signed-integer halfword element in register vA is multiplied by the corresponding signed-integer halfword element in register vB, producing a 32-bit signed-integer product. The corresponding signed-integer halfword element in register vC is sign-extended to 17 bits and added to bits [0:16] of the product. If the intermediate result is greater than  $2^{15}$ -1, it saturates to  $2^{15}$ -1. If the intermediate result is less than  $-2^{15}$ , it saturates to  $-2^{15}$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding halfword element in register vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

*Figure 6-54* shows the usage of the **vmhaddshs** command. Each of the eight elements in the registers **v**A, **v**B, **v**C, and **v**D is 16 bits in length.

Figure 6-54. vmhaddshs—Multiply-High and Add Eight Signed Integer Elements (16-Bit)



## vmhraddshs

## vmhraddshs

Vector Multiply High Round and Add Signed Halfword Saturate (x'1000 0021)

vmhra	addshs	<b>v</b> D, <b>v</b> A, <b>v</b> B,	vC			Form: VA
	04	vD	vA	<b>v</b> В	vC	33
0	5	6 10	11 15	16 20	21 25	26 31
	prod <sub>0:31</sub> temp <sub>0:16</sub>	127 by 16 $\leftarrow$ ( <b>v</b> A) <sub>i:i+15</sub> * <sub>s:</sub> $\leftarrow$ prod <sub>0:31</sub> + <sub>int</sub> $\leftarrow$ prod <sub>0:16</sub> + <sub>int</sub> <sub>5</sub> $\leftarrow$ SItoSIsat(	0x0000_4000 SignExtend(( <b>v</b>	C) <sub>i:i+15</sub> ,17)		

Each signed-integer halfword element in register vA is multiplied by the corresponding signed-integer halfword element in register vB, producing a 32-bit signed-integer product. The product is rounded by adding the value 0x0000\_4000. The corresponding signed-integer halfword element in register vC is sign-extended to 17 bits and added to bits [0:16] of the rounded product. If the intermediate result is greater than ( $2^{15}$ -1), it saturates to ( $2^{15}$ -1). If the intermediate result is less than ( $-2^{15}$ ), it saturates to ( $-2^{15}$ ). If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding halfword element of register vD.

*Figure 6-55* shows the usage of the **vmhraddshs** command. Each of the eight elements in the registers **v**A, **v**B, **v**C, and **v**D is 16 bits in length.



Figure 6-55. vmhraddshs—Multiply-High Round and Add Eight Signed Integer Elements (16-Bit)



vminfp

#### Vector/SIMD Multimedia Extension Technology

# vminfp

Vector Minimum Floating Point(x'1000 044A)



Each single-precision floating-point word element in register vA is compared to the corresponding single-precision floating-point word element in register vB. The smaller of the two single-precision floating-point values is placed into the corresponding word element of register vD.

The minimum of + 0.0 and - 0.0 is - 0.0. The minimum of any value and a NaN is a QNaN.

If VSCR[NJ] ='1', every denormalized operand element is truncated to '0' before the comparison is made.

*Figure 6-56* shows the usage of the **vminfp** command. Each of the four elements in the registers vA, vB, and vD is 32 bits in length.







### vminsb

## vminsb

Vector Minimum Signed Byte (x'1000 0302)



Each signed-integer byte element in register vA is compared to the corresponding signed-integer byte element in register vB. The larger of the two signed-integer values is placed into the corresponding byte element in register vD.

Other registers altered:

None

*Figure 6-57* shows the usage of the **vminsb** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-57. vminsb—Minimum of Sixteen Signed Integer Elements (8-Bit)







vminsh

#### Vector/SIMD Multimedia Extension Technology

## vminsh





Each signed-integer halfword element in register vA is compared to the corresponding signed-integer halfword element in register vB. The larger of the two signed-integer values is placed into the corresponding halfword element in register vD.

Other registers altered:

None

*Figure 6-58* shows the usage of the **vminsh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-58. vminsh—Minimum of Eight Signed Integer Elements (16-Bit)





### vminsw

## vminsw





Each signed-integer word element in register vA is compared to the corresponding signed-integer word element in register vB. The larger of the two signed-integer values is placed into the corresponding word element in register vD.

Other registers altered:

None

*Figure 6-59* shows the usage of the **vminsw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-59. vminsw—Minimum of Four Signed Integer Elements (32-Bit)







vminub

Vector/SIMD Multimedia Extension Technology

# vminub

Vector Minimum Unsigned Byte (x'1000 0202)



Each unsigned-integer byte element in register vA is compared to the corresponding unsigned-integer byte element in register vB. The larger of the two unsigned-integer values is placed into the corresponding byte element in register vD.

Other registers altered:

None

*Figure 6-60* shows the usage of the **vminub** command. Each of the four elements in the registers vA, vB, and vD is 32 bits in length.

Figure 6-60. vminub—Minimum of Sixteen Unsigned Integer Elements (8-Bit)





6\_vec\_instrs.fm.2.06 August 22, 2005

Vector/SIMD Multimedia Extension Technology

## vminuh

#### Vector Minimum Unsigned Halfword (x'1000 0242)

vmi	nuh	<b>v</b> D, <b>v</b> A, <b>v</b> B								
	04	٧D	vA	vВ	578					
0	5	6 10	11 15	16 20	21	31				
	do i=0 to	127 by 16								
	if $(\mathbf{v}A)_{1}$	:i+15 < <sub>ui</sub> ( <b>v</b> B) <sub>i:</sub>	i+15							
		$(\mathbf{v}_{D})_{\texttt{i:i+15}} \leftarrow$								
	else	$(\mathbf{v}_{D})_{\texttt{i:i+15}} \leftarrow$	$(\mathbf{v}_{ ext{B}})$ i:i+15							
	end									

Each unsigned-integer halfword element in register vA is compared to the corresponding unsigned-integer halfword element in register vB. The larger of the two unsigned-integer values is placed into the corresponding halfword element in register vD.

Other registers altered:

• None

Figure 6-61 shows the usage of the vminuh command. Each of the eight elements in the register vA, vB, and **v**D is 16 bits in length.

Figure 6-61. vminuh—Minimum of Eight Unsigned Integer Elements (16-Bit)





# vminuh



vminuw

#### Vector/SIMD Multimedia Extension Technology

### vminuw

Vector Minimum Unsigned Word (x'1000 0282)



Each unsigned-integer word element in register vA is compared to the corresponding unsigned-integer word element in register vB. The larger of the two unsigned-integer values is placed into the corresponding word element in register vD.

Other registers altered:

None

*Figure 6-62* shows the usage of the **vminuw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-62. vminuw—Minimum of Four Unsigned Integer Elements (32-Bit)





## vmladduhm

## vmladduhm

Vector Multiply Low and Add Unsigned Halfword Modulo (x'1000 0022)



Each integer halfword element in register vA is multiplied by the corresponding integer halfword element in register vB, producing a 32-bit integer product. The product is added to the corresponding integer halfword element in register vC. The integer result is placed into the corresponding halfword element in register vD.

Note: vmladduhm can be used for unsigned or signed integers.

Other registers altered:

• None

*Figure 6-63* shows the usage of the **vmladduhm** command. Each of the eight elements in the registers vA, vB, vC, and vD is 16 bits in length.







vmrghb

#### Vector/SIMD Multimedia Extension Technology

## vmrghb





The byte elements in the high-order half of register vA are placed, in the same order, into the even-numbered byte elements of register vD. The byte elements in the high-order half of register vB are placed, in the same order, into the odd-numbered byte elements of register vD.

Other registers altered:

None

*Figure 6-64* shows the usage of the **vmrghb** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.

Figure 6-64. vmrghb—Merge Eight High-Order Elements (8-Bit)





### vmrghh

## vmrghh





The halfword elements in the high-order half of register vA are placed, in the same order, into the evennumbered halfword elements of register vD. The halfword elements in the high-order half of register vB are placed, in the same order, into the odd-numbered halfword elements of register vD.

Other registers altered:

None

*Figure 6-65* shows the usage of the **vmrghh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-65. vmrghh—Merge Four High-Order Elements (16-Bit)







#### **vmrghw** Vector Merge High Word (x'1000 008C)



vD,vA,vB Form: VX vmrghw 04 140 vD vΑ vВ 5 20 21 0 6 10 11 15 16 31 do i=0 to 63 by 32  $(\mathbf{v}_{D})_{1*2:(1*2)+63} \leftarrow (\mathbf{v}_{A})_{1:1+31} \parallel (\mathbf{v}_{B})_{1:1+31}$ end

The word elements in the high-order half of register vA are placed, in the same order, into the evennumbered word elements of register vD. The word elements in the high-order half of register vB are placed, in the same order, into the odd-numbered word elements of register vD.

Other registers altered:

• None

*Figure 6-66* shows the usage of the **vmrghw** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

#### Figure 6-66. vmrghw—Merge Four High-Order Elements (32-Bit)





## vmrglb

## vmrglb

Vector Merge Low Byte (x'1000 010C)



The byte elements in the low-order half of register vA are placed, in the same order, into the even-numbered byte elements of register vD. The byte elements in the low-order half of register vB are placed, in the same order, into the odd-numbered elements of register vD.

Other registers altered:

None

*Figure 6-67* shows the usage of the **vmrglb** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.

Figure 6-67. vmrglb—Merge Eight Low-Order Elements (8-Bit)





vmrglh

#### Vector/SIMD Multimedia Extension Technology

# vmrglh

Vector Merge Low Halfword (x'1000 014C)



The halfword elements in the low-order half of register vA are placed, in the same order, into the evennumbered halfword elements of register vD. The halfword elements in the low-order half of register vB are placed, in the same order, into the odd-numbered halfword elements of register vD.

Other registers altered:

None

*Figure 6-68* shows the usage of the **vmrglh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-68. vmrglh—Merge Four Low-Order Elements (16-Bit)





### vmrglw

## vmrglw

Vector Merge Low Word (x'1000 018C)



The word elements in the low-order half of register vA are placed, in the same order, into the even-numbered word elements of register vD. The word elements in the low-order half of register vB are placed, in the same order, into the odd-numbered word elements of register vD.

Other registers altered:

None

*Figure 6-69* shows the usage of the **vmrglw** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-69. vmrglw—Merge Four Low-Order Elements (32-Bit)





Vector/SIMD Multimedia Extension Technology

### vmsummbm

## vmsummbm

Vector Multiply Sum Mixed-Sign Byte Modulo (x'1000 0025)

vmsı	ımmbm	<b>v</b> D, <b>v</b> A, <b>v</b> B,	3, <b>v</b> C			Form: VA
	04	vD	vA	vB	vC	37
0	5	6 10	11 15	16 20	21 25	26 31
	do j= prod temp end	127 by 32 $\leftarrow$ ( <b>v</b> C) <sub>i:i+31</sub> 0 to 31 by 8 $d_{0:15} \leftarrow$ ( <b>v</b> A) <sub>i+j:</sub> $p_{0:31} \leftarrow$ temp <sub>0:31</sub> 1 $\leftarrow$ temp <sub>0:31</sub>				
	end					

For each word element in register vC the following operations are performed in the order shown.

- Each of the four signed-integer byte elements contained in the corresponding word element of register vA is multiplied by the corresponding unsigned-integer byte element in register vB, producing a signed-integer 16-bit product.
- The signed-integer modulo sum of these four products is added to the signed-integer word element in register vC.
- The signed-integer result is placed into the corresponding word element of register vD.

Other registers altered:

None

Figure 6-70 shows the usage of the vmsummbm command. Each of the sixteen elements in the registers vA, and vB is 8 bits in length. Each of the four elements in the registers vC and vD is 32 bits in length.

Figure 6-70. vmsummbm—Multiply-Sum of Integer Elements (8-Bit to 32-Bit)





### vmsumshm

## vmsumshm

Vector Multiply Sum Signed Halfword Modulo (x'1000 0028)

vmsı	umshm	<b>v</b> D, <b>v</b> A, <b>v</b> B, <b>v</b>	vC			Form: VA			
	04	vD	٧A	vВ	vC	40			
0	5	6 10	11 15	16 20	21 25	26 31			
	do i=0 to i	127 by 32							
	$temp_{0:31} \leftarrow (\mathbf{v}C)_{1:1+31}$ do j=0 to 31 by 16								
		$b_{0:31} \leftarrow (\mathbf{v}A)_{i+j:i}$ $b_{0:31} \leftarrow temp_{0:31}$		+j:i+j+15					
	end								
	( <b>v</b> D) <sub>i:i+31</sub>	$_1 \leftarrow temp_{0:31}$							
	end								

For each word element in register vC the following operations are performed in the order shown:

- Each of the two signed-integer halfword elements contained in the corresponding word element of register vA is multiplied by the corresponding signed-integer halfword element in register vB, producing a signed-integer 32-bit product.
- The signed-integer modulo sum of these two products is added to the signed-integer word element in register vC.
- The signed-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• None

*Figure 6-71* shows the usage of the **vmsumshm** command. Each of the eight elements in the registers **v**A, and **v**B is 16 bits in length. Each of the four elements in the registers **v**C and **v**D is 32 bits in length.

Figure 6-71. vmsumshm—Multiply-Sum of Signed Integer Elements (16-Bit to 32-Bit)





Vector/SIMD Multimedia Extension Technology

## vmsumshs

vmoumoho

vmsumshs

Vector Multiply Sum Signed Halfword Saturate (x'1000 0029)

vmsu	msns	VD,VA,VB,	vC			Form: VA
	04	٧D	vA	vВ	vC	41
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to i	127 by 32				
	- 0100	$\leftarrow \text{SignExtend}(($	<b>v</b> C) <sub>i:i+31</sub> ,34)			
	5	0 to 31 by 16				
		$l_{0:31} \leftarrow (\mathbf{v} \mathbb{A})_{i+j:1}$				
	temp	$p_{0:33} \leftarrow temp_{0:33}$	+ <sub>int</sub> SignExter	nd(prod <sub>0:31</sub> ,34)		
	end					
	( <b>v</b> D) <sub>i:i+3</sub>	$_1 \leftarrow \text{SItoSIsat}($	temp <sub>0:33</sub> ,32)			
	end					

For each word element in register vC the following operations are performed in the order shown:

- Each of the two signed-integer halfword elements in the corresponding word element of register vA is multiplied by the corresponding signed-integer halfword element in register vB, producing a signed-integer 32-bit product.
- The signed-integer sum of these two products is added to the signed-integer word element in register vC.
- If this intermediate result is greater than (2<sup>31</sup>-1) it saturates to (2<sup>31</sup>-1) and if it is less than (-2<sup>31</sup>) it saturates to (-2<sup>31</sup>).
- The signed-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• SAT

*Figure 6-72* shows the usage of the **vmsumshs** command. Each of the eight elements in theregisters **v**A, and **v**B is 16 bits in length. Each of the four elements in the registers **v**C and **v**D is 32 bits in length.







### vmsumubm

## vmsumubm

Vector Multiply Sum Unsigned Byte Modulo (x'1000 0024)

vms	umubm	vD,vA,vB	vC					Forr	m: VA
	04	vD		vA		<b>v</b> В	vC	36	
0	5	6 10	11	15	16	20	21 25	26	31
	do i=0 to	127 by 32							
$temp_{0:31} \leftarrow (\mathbf{v}C)_{i:i+31}$ do j=0 to 31 by 8									
	$prod_{0:15} \leftarrow (\mathbf{v}A)_{i+j:i+j+7} *_{ui} (\mathbf{v}B)_{i+j:i+j+7}$ temp <sub>0:32</sub> $\leftarrow$ temp <sub>0:32</sub> + <sub>int</sub> ZeroExtend(prod <sub>0:15</sub> , 32)								
	end								
	( <b>v</b> D) <sub>i:i+3</sub> :	$_1 \leftarrow temp_{0:31}$							
	end								

For each word element in vC the following operations are performed in the order shown:

- Each of the four unsigned-integer byte elements contained in the corresponding word element of register vA is multiplied by the corresponding unsigned-integer byte element in register vB, producing an unsigned-integer 16-bit product.
- The unsigned-integer modulo sum of these four products is added to the unsigned-integer word element in register vC.
- The unsigned-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• None

*Figure 6-73* shows the usage of the **vmsumubm** command. Each of the sixteen elements in the registers **v**A, and **v**B is 8 bits in length. Each of the four elements in the register **v**C and **v**D is 32 bits in length.

Figure 6-73. vmsumubm—Multiply-Sum of Unsigned Integer Elements (8-Bit to 32-Bit)





### vmsumuhm

### vmsumuhm

Vector Multiply Sum Unsigned Halfword Modulo (x'1000 0026)

vmsı	umuhm	<b>v</b> D, <b>v</b> A, <b>v</b> B,	vC			Form: VA
	04	٧D	A	vВ	vC	38
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to i	127 by 32				
	temp <sub>0:31</sub> do j=(					
		$0:31 \leftarrow (\mathbf{v}A)_{i+j:i}$ $0:31 \leftarrow temp_{0:31}$				
	end					
	( <b>v</b> D) <sub>i:i+32</sub>	$_1 \leftarrow temp_{2:33}$				
	end					

For each word element in vC the following operations are performed in the order shown:

- Each of the two unsigned-integer halfword elements contained in the corresponding word element of register vA is multiplied by the corresponding unsigned-integer halfword element in register vB, producing a unsigned-integer 32-bit product.
- The unsigned-integer sum of these two products is added to the unsigned-integer word element in register **v**C.
- The unsigned-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• None

*Figure 6-74* shows the usage of the **vmsumuhm** command. Each of the eight elements in the registers **v**A, and **v**B is 16 bits in length. Each of the four elements in the registers **v**C and **v**D is 32 bits in length.

Figure 6-74. vmsumuhm—Multiply-Sum of Unsigned Integer Elements (16-Bit to 32-Bit)





### vmsumuhs

# vmsumuhs

Vector Multiply Sum Unsigned Halfword Saturate (x'1000 0027)

V	msumuł	ns	vD,vA,vB	, <b>v</b> C							Form: V	A
Γ	0	4	vD		vA		vВ		vC		39	
	0	5	6 10	11	15	16	2	0 2	21 25	26		31
	do	i=0 to	127 by 32									
$temp_{0:33} \leftarrow ZeroExtend((\mathbf{v}C)_{i:i+31}, 34)$												
		do j=	0 to 31 by 16									
	$prod_{0:31} \leftarrow (\mathbf{v}A)_{i+j:i+j+15} *_{ui} (\mathbf{v}B)_{i+j:i+j+15}$ $temp_{0:33} \leftarrow temp_{0:33} +_{int} ZeroExtend(prod_{0:31}, 34)$											
		end										
		( <b>v</b> D) <sub>i:i+3</sub>	$_1 \leftarrow \texttt{UItoUIsat}$	temp <sub>0:3</sub>	<sub>3</sub> ,32)							
	en	d										

For each word element in vC the following operations are performed in the order shown:

- Each of the two unsigned-integer halfword elements contained in the corresponding word element of register vA is multiplied by the corresponding unsigned-integer halfword element in register vB, producing an unsigned-integer 32-bit product.
- The sum of the two 32-bit unsigned-integer products is added to the unsigned-integer word element in register vC.
- If the intermediate result is greater than 2<sup>32</sup> 1, it saturates to 2<sup>32</sup> 1. If the intermediate result is less than '0', it saturates to '0'. If saturation occurs, the SAT bit is set.
- The unsigned-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• SAT

*Figure 6-75* shows the usage of the **vmsumuhs** command. Each of the eight elements in the registers **v**A, and **v**B is 16 bits in length. Each of the four elements in the registers **v**C and **v**D is 32 bits in length.







Form<sup>.</sup>VA



## vmulesb



Vector Multiply Even Signed Byte (x'1000 0308)



Each even-numbered signed-integer byte element in register vA is multiplied by the corresponding signed-integer byte element in register vB. The eight 16-bit signed-integer products are placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

None

*Figure 6-76* shows the usage of the **vmulesb** command. Each of the sixteen elements in the registers vA, and vB is 8 bits in length. Each of the eight elements in the register vD is 16 bits in length.

Figure 6-76. vmulesb—Even Multiply of Eight Signed Integer Elements (8-Bit)





### vmulesh

## vmulesh

Vector Multiply Even Signed Halfword (x'1000 0348)



Each even-numbered signed-integer halfword element in register vA is multiplied by the corresponding signed-integer halfword element in register vB. The four 32-bit signed-integer products are placed, in the same order, into the four word elements of register vD.

Other registers altered:

None

*Figure 6-77* shows the usage of the **vmulesh** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.

Figure 6-77. vmulesb—Even Multiply of Four Signed Integer Elements (16-Bit)





## vmuleub



Vector Multiply Even Unsigned Byte (x'1000 0208)



Each even-numbered unsigned-integer byte element in register vA is multiplied by the corresponding unsigned-integer byte element in register vB. The eight 16-bit unsigned-integer products are placed, in the same order, into the eight halfword elements of register vD.

Other registers altered:

None

*Figure 6-78* shows the usage of the **vmuleub** command. Each of the sixteen elements in the registers **v**A and **v**B is 8 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-78. vmuleub—Even Multiply of Eight Unsigned Integer Elements (8-Bit)





## vmuleuh

# vmuleuh

Vector Multiply Even Unsigned Halfword (x'1000 0248)



Each even-numbered unsigned-integer halfword element in register vA is multiplied by the corresponding unsigned-integer halfword element in register vB. The four 32-bit unsigned-integer products are placed, in the same order, into the four word elements of register vD.

Other registers altered:

None

*Figure 6-79* shows the usage of the **vmuleuh** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.

Figure 6-79. vmuleuh—Even Multiply of Four Unsigned Integer Elements (16-Bit)





## vmulosb



Vector Multiply Odd Signed Byte (x'1000 0108)



Each odd-numbered signed-integer byte element in register vA is multiplied by the corresponding signedinteger byte element in register vB. The eight 16-bit signed-integer products are placed, in the same order, into the eight halfword elements in register vD.

Other registers altered:

None

*Figure 6-80* shows the usage of the **vmulosb** command. Each of the sixteen elements in the registers **v**A and **v**B is 8 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-80. vmulosb—Odd Multiply of Eight Signed Integer Elements (8-Bit)





### vmulosh

# vmulosh

Vector Multiply Odd Signed Halfword (x'1000 0148)



Each odd-numbered signed-integer halfword element in register **v**A is multiplied by the corresponding signed-integer halfword element in register **v**B. The four 32-bit signed-integer products are placed, in the same order, into the four word elements in register **v**D.

Other registers altered:

None

*Figure 6-81* shows the usage of the **vmuleuh** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.

Figure 6-81. vmuleuh—Odd Multiply of Four Unsigned Integer Elements (16-Bit)





vmuloub

#### Vector/SIMD Multimedia Extension Technology

## vmuloub

Vector Multiply Odd Unsigned Byte (x'1000 0008)



Each odd-numbered unsigned-integer byte element in register vA is multiplied by the corresponding unsigned-integer byte element in register vB. The eight 16-bit unsigned-integer products are placed, in the same order, into the eight halfword elements in register vD.

Other registers altered:

• None

*Figure 6-82* shows the usage of the **vmuloub** command. Each of the sixteen elements in the registers **v**A and **v**B is 8 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-82. vmuloub—Odd Multiply of Eight Unsigned Integer Elements (8-Bit)





## vmulouh

# vmulouh

Vector Multiply Odd Unsigned Halfword (x'1000 0048)



Each odd-numbered unsigned-integer halfword element in register vA is multiplied by the corresponding unsigned-integer halfword element in register vB. The four 32-bit unsigned-integer products are placed, in the same order, into the four word elements in register vD.

Other registers altered:

None

*Figure 6-83* shows the usage of the **vmulouh** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.

Figure 6-83. vmulouh—Odd Multiply of Four Unsigned Integer Elements (16-Bit)





## vnmsubfp

vnmsubfp

Vector Negative Multiply-Subtract Floating Point (x'1000 002F)

vnmsubfp				vD,vA,vC,vB								Form: V	4
	04			vD		vA		<b>v</b> В		vC		47	
0	do i=0 t	5	-	10 32	11	15	16	20	21	25	26		31
			-		FP32 (	(( <b>v</b> A) <sub>i:i+</sub>	31 *:	Ep ( <b>v</b> C) <sub>i:i</sub>	<sub>+31</sub> )	- <sub>fp</sub> ( <b>v</b> B) <sub>i:</sub>	: <sub>i+31</sub> )		

Each single-precision floating-point word element in register **v**A is multiplied by the corresponding single-precision floating-point word element in register **v**C. The corresponding single-precision floating-point word element in register **v**B is subtracted from the product. The sign of the difference is inverted. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element in register **v**D.

**Note:** Only one rounding occurs in this operation. Also note that a QNaN result is not negated.

Other registers altered:

None

*Figure 6-84* shows the usage of the **vnmsubfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.



Figure 6-84. vnmsubfp—Negative Multiply-Subtract of Four Floating-Point Elements (32-Bit)



### vnor

### vnor

vnor	<b>v</b> D, <b>v</b> A, <b>v</b> B								
	04	vD	vA	vВ	1284				
0	5	6 10	11 15	16 20	21	31			
	$(\mathbf{v} D) \leftarrow \neg ((\mathbf{v} A) \mid (\mathbf{v} B))$								

The contents of vA are bitwise ORed with the contents of register vB and the complemented result is placed into register vD.

Other registers altered:

• None

Simplified mnemonics:

vnot	<b>v</b> D, <b>v</b> S	equivalent to	vnor	<b>v</b> D, <b>v</b> S, <b>v</b> S
------	------------------------	---------------	------	------------------------------------

Figure 6-85 shows the usage of the **vnor** command.

#### Figure 6-85. vnor—Bitwise NOR of 128-Bit Vector





#### vor vor Vector Logical OR (x'1000 0484) vD,vA,vB Form: VX vor 04 vD νA vВ 1156 0 5 6 10 11 15 16 20 21 31 $(\mathbf{v} D) \leftarrow (\mathbf{v} A) \mid (\mathbf{v} B)$ The contents of register vA are ORed with the contents of register vB and the result is placed into register vD. Other registers altered: None Simplified mnemonics: vD, vS vD, vS, vS vmr equivalent to vor Figure 6-86 shows the usage of the vor command. Figure 6-86. vor—Bitwise OR of 128-Bit Vector




vperm

Vector/SIMD Multimedia Extension Technology

### vperm

Vector Permute (x'1000 002B)



Let the source vector be the concatenation of the contents of register **v**A followed by the contents of register **v**B. For each integer i in the range 0–15, the contents of the byte element in the source vector specified in bits [3–7] of byte element *i* in **v**C are placed into byte element *i* of register **v**D.

Other registers altered:

None

**Programming note:** See the programming notes with the Load Vector for Shift Left (page 123) and Load Vector for Shift Right (page 125) instructions for examples of usage on the **vperm** instruction.

*Figure 6-87* shows the usage of the **vperm** command. Each of the sixteen elements in the registers **v**A, **v**B, **v**C, and **v**D is 8 bits in length.

Figure 6-87. vperm—Concatenate Sixteen Integer Elements (8-Bit)





vpkpx

#### Vector/SIMD Multimedia Extension Technology

# Vector Pack Pixel32 (x'100

Vector Pack Pixel32 (x'1000 030E)

/pkpx			vD,vA,v	<b>/</b> B						Form: VX
	04	v	<b>v</b> D	vA		v	В		782	
0	5	6	10	11	15	16	20	21		31
	do i=0 to (	63 by 1	6							
	( <b>v</b> D) <sub>i</sub>	$\leftarrow$	( <b>v</b> A) <sub>i*2+7</sub>							
				+8:(i*2)+12						
				+16:(i*2)+2						
	( <b>v</b> D) <sub>i+11:</sub>	i+15←	( <b>v</b> A) ( <sub>(i*2</sub>	)+24:(i*2)+	28					
	( <b>v</b> D) <sub>i+64</sub>	$\leftarrow$	( <b>v</b> B) <sub>(i*2)</sub> .	+7						
	( <b>v</b> D) <sub>i+65:</sub>	i+69←	( <b>v</b> B) <sub>(i*2)</sub> .	+8:(i*2)+12						
	( <b>v</b> D) <sub>i+70:</sub>	i+74←	( <b>v</b> B) <sub>(i*2)</sub>	+16:(i*2)+2	0					
	( <b>v</b> D) <sub>i+75:</sub>	i+79←	( <b>v</b> B) <sub>(i*2)</sub> -	+24:(i*2)+2	8					
	end									

The source vector is the concatenation of the contents of register vA followed by the contents of register vB. Each word element in the source vector is packed to produce a 16-bit value as described below and placed into the corresponding halfword element of vD. A word is packed to 16 bits by concatenating, in order, the following bits.

- bit [7] of the first byte (bit [7] of the word)
- bits [0-4] of the second byte (bits [8-12] of the word)
- bits [0-4] of the third byte (bits [16-20] of the word)
- bits [0-4] of the fourth byte (bits [24-28] of the word)

Other registers altered:

None

**Programming note:** Each source word can be considered to be a 32-bit pixel consisting of four 8-bit channels. Each target halfword can be considered to be a 16-bit pixel consisting of one 1-bit channel and three 5-bit channels. A channel can be used to specify the intensity of a particular color, such as red, green, or blue, or to provide other information needed by the application.

*Figure 6-88* shows the usage of the **vpkpx** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-88. vpkpx—Pack Eight Elements (32-Bit) to Eight Elements (16-Bit)





#### **vpkshss** Vector Pack Signed Halfword Signed Saturate (x'1000 018E)

vpkshss



Let the source vector be the concatenation of the contents of register vA followed by the contents of register vB.

Each signed integer halfword element in the source vector is converted to an 8-bit signed integer. If the value of the element is greater than  $(2^{7} - 1)$  it saturates to  $(2^{7} - 1)$  and if the value is less than  $(-2^{7})$  it saturates to  $(-2^{7})$ . If saturation occurs, the SAT bit is set. The result is placed into the corresponding byte element of register **v**D.

Other registers altered:

• SAT

*Figure* shows the usage of the **vpkshss** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the sixteen elements in the register **v**D is 8 bits in length.

vpkshss—Pack Sixteen Signed Integer Elements (16-Bit) to Sixteen Signed Integer Elements (8-Bit)





vpkshus

Vector/SIMD Multimedia Extension Technology

## vpkshus

Vector Pack Signed Halfword Unsigned Saturate (x'1000 010E)

vpksl	hus	vD,v	vD,vA,vB						
	04	vD	vA	vВ	270				
0	5	6 1	0 11 15	16 20	21	31			
		$\leftarrow$ SItoUIs	at(( <b>v</b> A) <sub>i*2:(i*2)</sub> at(( <b>v</b> B) <sub>i*2:(i*2)</sub>						

Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

Each signed integer halfword element in the source vector is converted to an 8-bit unsigned integer. If the value of the element is greater than  $(2^8 - 1)$  it saturates to  $(2^8 - 1)$  and if the value is less than '0' the result saturates to '0'. If saturation occurs, the SAT bit is set. The result is placed into the corresponding byte element of register **v**D.

Other registers altered:

• SAT

*Figure 6-89* shows the usage of the **vpkshus** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the sixteen elements in the register **v**D is 8 bits in length.

Figure 6-89. **vpkshus**—Pack Sixteen Signed Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)





### vpkswss

vpkswss



Vector Pack Signed Word Signed Saturate (x'1000 01CE)

Let the source vector be the concatenation of the contents of register vA followed by the contents of register vB.

Each signed integer word element in the source vector is converted to a 16-bit signed integer halfword. If the value of the element is greater than  $(2^{15} - 1)$  the result saturates to  $(2^{15} - 1)$  and if the value is less than  $(-2^{15})$  the result saturates to  $(-2^{15})$ . If saturation occurs, the SAT bit is set. The result is placed into the corresponding halfword element of register **v**D.

Other registers altered:

• SAT

*Figure 6-90* shows the usage of the **vpkswss** command. Each of the four elements in the registers **v**A and **v**B is 32 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-90. **vpkswss**—Pack Eight Signed Integer Elements (32-Bit) to Eight Signed Integer Elements (16-Bit)





## vpkswus

vpkswus

Vector Pack Signed Word Unsigned Saturate (x'1000 014E)

vpks	wus	<b>v</b> D, <b>v</b> A, <b>v</b>	vВ			Form: VX
	04	vD	vA	vВ	334	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 16				
		$_{15} \leftarrow \text{SItoUIsat}$ $_{:i+79} \leftarrow \text{SItoUIsat}$				
	end					

Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

Each signed integer word element in the source vector is converted to a 16-bit unsigned integer. If the value of the element is greater than  $(2^{16} - 1)$  the result saturates to  $(2^{16} - 1)$  and if the value is less than '0' the result saturates to '0'. If saturation occurs, the SAT bit is set. The result is placed into the corresponding halfword element of register **v**D.

Other registers altered:

• SAT

*Figure 6-91* shows the usage of the **vpkswus** command. Each of the four elements in the registers **v**A and **v**B is 32 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-91. **vpkswus**—Pack Eight Signed Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)





## vpkuhum

# vpkuhum

Vector Pack Unsigned Halfword Unsigned Modulo (x'1000 000E)

vpku	hum		<b>v</b> D, <b>v</b> A,	<b>v</b> В						Form: VX
	04	vD		vA			<b>v</b> В		14	
0	do i=0 to ( <b>v</b> D) <sub>i:i+7</sub>	$\overleftarrow{\mathbf{v}}$ ) $\rightarrow$	A) <sub>(i*2)</sub>	<b>11</b> +8:(i*2)+15 +8:(i*2)+15	15	16	20	21		31

Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

The low-order byte of each halfword element in the source vector is placed into the corresponding byte element of register vD.

Other registers altered:

None

*Figure 6-92* shows the usage of the **vpkuhum** command. Each of the eight elements in the registers **v**A and **v**B is 16 bits in length. Each of the sixteen elements in the register **v**D is 8 bits in length.

Figure 6-92. **vpkuhum**—Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)





## vpkuhus

vpkuhus

Vector Pack Unsigned Halfword Unsigned Saturate (x'1000 008E)

vp	kuhus	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
	04	vD	٧A	vВ	142	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 8				
		$f \leftarrow \text{UItoUIsa}$ $f_{i+71} \leftarrow \text{UItoUIsa}$				
	end	1+/1	/ / / / / / / / / / / / / / / / / / /	+12, -,		

Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

Each unsigned integer halfword element in the source vector is converted to an 8-bit unsigned integer. If the value of the element is greater than  $(2^8 - 1)$  the result saturates to  $(2^8 - 1)$ . If saturation occurs, the SAT bit is set. The result is placed into the corresponding byte element of register **v**D.

Other registers altered:

SAT

*Figure 6-93* shows the usage of the **vpkuhus** command. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits in length. Each of the sixteen elements in the vector **v**D, is 8 bits in length.

Figure 6-93. **vpkuhus**—Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)





#### **Vpkuwum** Vector Pack Unsigned Word Unsigned Modulo (x'1000 004E)

vpkuwum



Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

The low-order halfword of each word element in the source vector is placed into the corresponding halfword element of register vD.

Other registers altered:

None

*Figure 6-94* shows the usage of the **vpkuwum** command. Each of the four elements in the registers **v**A and **v**B is 32 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-94. **vpkuwum**—Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)





## vpkuwus

vpkuwus

Vector Pack Unsigned Word Unsigned Saturate (x'1000 00CE)

vpku	wus	<b>v</b> D, <b>v</b> A, <b>v</b>	<b>v</b> В	3					
	04	vD	vA	vВ	206				
0	5	6 10	11 15	16 20	21	31			
	do i=0 to	63 by 16							
		$_{5} \leftarrow \text{UItoUIsat}$ $_{i+79} \leftarrow \text{UItoUIsat}$							
	end	1+79. 010001200	2((1 <sup>2</sup> )1 <sup>2</sup> :(1 <sup>2</sup> )	+31, 20,					

Let the source vector be the concatenation of the contents of register  $\mathbf{v}A$  followed by the contents of register  $\mathbf{v}B$ .

Each unsigned integer word element in the source vector is converted to a 16-bit unsigned integer. If the value of the element is greater than  $(2^{16} - 1)$  the result saturates to  $(2^{16} - 1)$ . If saturation occurs, the SAT bit is set. The result is placed into the corresponding halfword element of register **v**D.

Other registers altered:

SAT

*Figure 6-95* shows the usage of the **vpkuwus** command. Each of the four elements in the registers **v**A and **v**B is 32 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-95. **vpkuwum**—Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)





### vrefp

vrefp



The single-precision floating-point estimate of the reciprocal of each single-precision floating-point element in register vB is placed into the corresponding element of register vD.

For results that are not a +0, -0, + $\infty$ , - $\infty$ , or QNaN, the estimate has a relative error in precision no greater than one part in 4096, that is:

$$\left|\frac{\text{estimate} - 1/x}{1/x}\right| \le \frac{1}{4096}$$

where x is the value of the element in register **v**B. Note that the value placed into the element of register **v**D may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the element in vB is summarized below.

Vector Reciprocal Estimate Floating Point (x'1000 010A)

Table 6-7. vrefp—Special Values of the Eement in vB

Value	Result
-∞	-0
-0	-∞
+0	+∞
+∞	+0
NaN	QNaN

If VSCR[NJ] ='1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

Other registers altered:

None

*Figure 6-96* shows the usage of the **vrefp** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.









## vrfim

# vrfim

Vector Round to Floating-Point Integer toward Minus Infinity (x'1000 02CA)



Each single-precision floating-point word element in register vB is rounded to a single-precision floating-point integer, using the rounding mode Round toward -Infinity, and placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-97* shows the usage of the **vrfim** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.

Figure 6-97. vrfim— Round to Minus Infinity of Four Floating-Point Integer Elements (32-Bit)





# vrfin

## vrfin

#### Vector Round to Floating-Point Integer Nearest (x'1000 020A)



Each single-precision floating-point word element in register vB is rounded to a single-precision floating-point integer, using the rounding mode Round to Nearest, and placed into the corresponding word element of register vD.

Note: The result is independent of VSCR[NJ].

Other registers altered:

• None

*Figure 6-98* shows the usage of the **vrfin** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.

Figure 6-98. vrfin—Nearest Round to Nearest of Four Floating-Point Integer Elements (32-Bit)





## vrfip

vrfip

Vector Round to Floating-Point Integer toward Plus Infinity (x'1000 028A)

vrfip			<b>v</b> D,	<b>v</b> В					Form: VX
	04	vD			00000		<b>v</b> В	650	
0	5	6	10	11	15	16	20	21	31
	do i=0 to 127 by 32 $(\mathbf{v}D)_{i:i+31} \leftarrow RndToFPInt32Ceil((\mathbf{v}B)_{i:i+31})$ end								

Each single-precision floating-point word element in  $\mathbf{v}$ B is rounded to a single-precision floating-point integer, using the rounding mode Round toward +Infinity, and placed into the corresponding word element of  $\mathbf{v}$ D.

If VSCR[NJ] ='1', every denormalized operand element is truncated to '0' before the comparison is made.

Other registers altered:

None

*Figure 6-99* shows the usage of the **vrfip** command. Each of the four elements in the vectors **v**B and **v**D is 32 bits in length.

Figure 6-99. vrfip—Round to Plus Infinity of Four Floating-Point Integer Elements (32-Bit)





# vrfiz



#### Vector Round to Floating-Point Integer toward Zero (x'1000 024A)



Each single-precision floating-point word element in register **v**B is rounded to a single-precision floating-point integer, using the rounding mode Round toward Zero, and placed into the corresponding word element of register **v**D.

Note: The result is independent of VSCR[NJ].

Other registers altered:

• None

*Figure 6-100* shows the usage of the **vrfiz** command. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.

Figure 6-100. vrfiz—Round-to-Zero of Four Floating-Point Integer Elements (32-Bit)





## vrlb

vrlb

Vector Rotate Left Integer Byte (x'1000 0004)



Each element is a byte. Each byte element in register vA is rotated left by the number of bits specified in the low-order 3 bits of the corresponding byte element in register vB. The result is placed into the corresponding byte element of register vD.

Other registers altered:

• None

*Figure 6-101* shows the usage of the **vrlb** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.







vrlh

#### Vector/SIMD Multimedia Extension Technology

### **vrlh** Vector Rotate Left Integer Halfword (x'1000 0044)



Each element is a halfword. Each halfword element in register vA is rotated left by the number of bits specified in the low-order 4 bits of the corresponding halfword element in register vB. The result is placed into the corresponding halfword element of register vD.

Other registers altered:

• None

*Figure 6-102* shows the usage of the **vrlh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.







### vrlw

vrlw



Each element is a word. Each word element in register vA is rotated left by the number of bits specified in the low-order 5 bits of the corresponding word element in register vB. The result is placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-103* shows the usage of the **vrlw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







## vrsqrtefp

# vrsqrtefp

Vector Reciprocal Square Root Estimate Floating Point (x'1000 014A)



The single-precision estimate of the reciprocal of the square root of each single-precision element in register vB is placed into the corresponding word element of register vD. The estimate has a relative error in precision no greater than one part in 4096, as explained below:

$$\frac{|\text{estimate} - 1/\sqrt{x}|}{1/\sqrt{x}} \le \frac{1}{4096}$$

where x is the value of the element in **v**B. Note that the value placed into the element of register **v**D may vary between implementations and between different executions on the same implementation. Operation with various special values of the element in register **v**B is summarized below.

#### Table 6-8. vrsqrtefp—Special Values

Valuein <b>v</b> B	Result
-∞	QNaN
less than 0	QNaN
-0	-∞
+0	+∞
+∞	+0
NaN	QNaN

Other registers altered:

• None

*Figure 6-104* shows the usage of the **vrsqrtefp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-104. vrsqrtefp—Reciprocal Square Root Estimate of Four Floating-Point Elements (32-Bit)





### vsel



Vector Conditional Select (x'1000 002A)



For each bit in register vC that contains the value '0', the corresponding bit in register vA is placed into the corresponding bit of register vD. For each bit in register vC that contains the value '1', the corresponding bit in register vB is placed into the corresponding bit of register vD.

Other registers altered:

None

*Figure 6-105* shows the usage of the **vsel** command. Each of the registers **v**A, **v**B, **v**C, and **v**D is 128 bits in length.







vs

#### Vector/SIMD Multimedia Extension Technology

### vsl

Vector Shift Left (x'1000 01C4)



Let sh be equal to the contents of bits [125-127] of register vB; sh is the shift count in bits ( $0 \le h \le 7$ ).

The contents of register vA are shifted left by sh bits. Bits shifted out of bit [0] are lost. Zeros are supplied to the vacated bits on the right. The result is placed into register vD.

The contents of the low-order three bits of all byte elements in register vB must be identical to vB[125-127]; otherwise the value placed into register vD is undefined.

Other registers altered:

• None

Figure 6-106 shows the usage of the vsl command.

Figure 6-106. vsl—Shift Bits Left in Vector (128-Bit)





## vslb

vslb

Vector Shift Left Integer Byte (x'1000 0104)



Each element is a byte. Each byte element in register **v**A is shifted left by the number of bits specified in the low-order 3 bits of the corresponding element in register **v**B. Bits shifted out of bit [0] of the byte element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding byte element of register **v**D.

Other registers altered:

None

*Figure 6-107* shows the usage of the **vslb** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.







## vsldoi

vsldoi

Vector Shift Left Double by Octet Immediate (x'1000 002C)

vsldoi		v	D, <b>v</b> A, <b>v</b> B, S⊦	ΗB					F	orm: VA
	04		vD	vA	vВ		0	SH	4	14
0	5	6	10	11 15	16	20	21	22 25	26	31
	$(\mathbf{v}_{\mathrm{D}}) \leftarrow (0)$	<b>v</b> a)	( <b>v</b> B)) << <sub>ui</sub>	(SHB    0b000	)					

Let the source vector be the concatenation of the contents of register vA followed by the contents of register vB. Bytes SHB:SHB+15 of the source vector are placed into register vD.

Other registers altered:

None

*Figure 6-107* shows the usage of the **vsldoi** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.







### vslh

vslh

Vector Shift Left Integer Halfword (x'1000 0144)



Each element is a halfword. Each halfword element in register vA is shifted left by the number of bits specified in the low-order 4 bits of the corresponding halfword element in register vB. Bits shifted out of bit [0] of the halfword element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding halfword element of register vD.

Other registers altered:

None

*Figure 6-109* shows the usage of the **vslh** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-109. vslh—Shift Bits Left in Eight Integer Elements (16-Bit)





vslo

#### Vector/SIMD Multimedia Extension Technology

### VSIO Vector Shift Left by Octet (x'1000 040C)



The contents of register vA are shifted left by the number of bytes specified in vB[121-124]. Bytes shifted out of byte [0] are lost. Zeros are supplied to the vacated bytes on the right. The result is placed into register vD.

Other registers altered:

None

Figure 6-110 shows the usage of the **vslo** command.

Figure 6-110. vslo—Left Byte Shift of Vector (128-Bit)





### vslw

vslw

Vector Shift Left Integer Word (x'1000 0184)



Each element is a word. Each word element in register vA is shifted left by the number of bits specified in the low-order 5 bits of the corresponding word element in register vB. Bits shifted out of bit [0] of the word element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-111* shows the usage of the **vslw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-111. vslw—Shift Bits Left in Four Integer Elements (32-Bit)





### vspltb Vector Splat Byte (x'1000 020C)

vspltb



The contents of byte element UIMM in register vB are replicated into each byte element of vD.

Other registers altered:

• None

**Programming note:** The vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a vector register by a constant).

*Figure 6-112* shows the usage of the **vspltb** command. Each of the sixteen elements in the registers **v**B and **v**D is 8 bits in length.

Figure 6-112. vspltb—Copy Contents to Sixteen Elements (8-Bit)





### vsplth

## vsplth

Vector Splat Halfword (x'1000 024C)



The contents of halfword element UIMM in register vB are replicated into each halfword element of register vD.

Other registers altered:

None

**Programming note:** The vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a vector register by a constant).

*Figure 6-16* shows the usage of the **vsplth** command. Each of the eight elements in the registers **v**B and **v**D is 16 bits in length.

Figure 6-113. vsplth—Copy Contents to Eight Elements (16-Bit)





31

Vector/SIMD Multimedia Extension Technology

# vspltisb

vspltisb



do i=0 to 127 by 8 (**v**D)<sub>i:i+7</sub> ← SignExtend(SIMM,8) end

Each element of **vspltisb** is a byte. The value of the SIMM field, sign-extended to 8 bits, is replicated into each byte element of register vD.

Other registers altered:

• None

*Figure 6-114* shows the usage of the **vspltisb** command. Each of the sixteen elements in the register **v**D is 8 bits in length.

Figure 6-114. vspltisb—Copy Value into Sixteen Signed Integer Elements (8-Bit)





### vspltish

# vspltish

Vector Splat Immediate Signed Halfword (x'1000 034C)

,	vspltish vD,SI					MM					
		04		<b>v</b> D		SIMM		00000		844	
	0	5	6	10	11	15	16		20	21	31
		do i=0 to 127 by 16									
		( <b>v</b> D) <sub>i:i+1</sub>	_5 ←	SignExtend	(SIM	M,16)					
		end									

Each element of **vspltish** is a halfword. The value of the SIMM field, sign-extended to 16 bits, is replicated into each halfword element of register **v**D.

Other registers altered:

None

*Figure 6-115* shows the usage of the **vspltish** command. Each of the eight halfword elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-115. vspltish—Copy Value to Eight Signed Integer Elements (16-Bit)





# vspltisw



vspli	tisw		vD,SIN	ſΜ						Form: VX
	04		vD		SIMM		00000		908	
0	5	6	10	11	15	16	20	21		31
	do i=0 to	127	by 32							
	( <b>v</b> D) <sub>i:i+</sub>	31 ←	- SignExtend	l(SII	MM,32)					
	end									

Each element of vspltisw is a word. The value of the SIMM field, sign-extended to 32 bits, is replicated into each element of register vD.

Other registers altered:

None

Figure 6-116 shows the usage of the vspltisw command. Each of the four elements in the register vD is 32 bits in length.

Figure 6-116. vspltisw—Copy Value to Four Signed Elements (32-Bit)





#### **vspltw** Vector Splat Word (x'1000 028C)



vspltw vD,vB,UIMM Form: VX 04 UIMM vD vВ 652 0 5 6 10 11 15 16 20 21 31  $b \leftarrow \text{UIMM*32}$ do i=0 to 127 by 32  $(\mathbf{v}_{D})_{i:i+31} \leftarrow (\mathbf{v}_{B})_{b:b+31}$ end

Each element of **vspltw** is a word. The contents of element UIMM in register **v**B are replicated into each word element of register **v**D.

Other registers altered:

None

**Programming note:** The Vector Splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a Vector Register by a constant).

*Figure 6-117* shows the usage of the **vspltw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-117. vspltw—Copy contents to Four Elements (32-Bit)





vsr

#### Vector/SIMD Multimedia Extension Technology

### vsr

Vector Shift Right (x'1000 02C4)



Let sh be equal to the contents of bits [125-127] of register vB; sh is the shift count in bits ( $0 \le sh \le 7$ ). The contents of register vA are shifted right by sh bits. Bits shifted out of bit [127] are lost. Zeros are supplied to the vacated bits on the left. The result is placed into register vD.

The contents of the low-order three bits of all byte elements in register vB must be identical to vB[125-127]; otherwise the value placed into register vD is undefined.

Other registers altered:

None

**Programming notes:** A pair of **vslo** and **vsl** or **vsro** and **vsr** instructions, specifying the same shift count register, can be used to shift the contents of a vector register left or right by the number of bits [0-127] specified in the shift count register. The following example shifts the contents of **v**X left by the number of bits specified in **v**Y and places the result into **v**Z.

vslo VZ,VX,VY vsl VZ,VZ,VY

A double-register shift by a dynamically specified number of bits [0-127] can be performed in six instructions. The following example shifts (vW) || (vX) left by the number of bits specified in vY and places the high-order 128 bits of the result into vZ.

vslo vsl	t1,VW,VY t1,t1,VY	#shift high-order reg left
vsi vsububm	t3,V0,VY	<pre>#adjust shift count ((V0)=0)</pre>
vsro	t2,VX,t3	#shift low-order reg right
vsr	t2,t2,t3	
vor	VZ,t1,t2	#merge to get final result

*Figure 6-118* shows the usage of the **vsr** command. Each of the sixteen elements in the registers **v**A, **v**B, and **v**D is 8 bits in length.



#### Figure 6-118. vsr—Shift Bits Right for Vectors (128-Bit)





vsrab

#### Vector/SIMD Multimedia Extension Technology

### vsrab

Vector Shift Right Algebraic Byte (x'1000 0304)



Each element is a byte. Each byte element in register vA is shifted right by the number of bits specified in the low-order 3 bits of the corresponding byte element in register vB. Bits shifted out of bit [n-1] of the element are lost. Bit [0] of the element is replicated to fill the vacated bits on the left. The result is placed into the corresponding byte element of register vD.

Other registers altered:

None

*Figure 6-119* shows the usage of the **vsrab** command. Each of the sixteen elements in the registers **v**A and **v**D is 8 bits in length.

Figure 6-119. vsrab—Shift Bits Right in Sixteen Integer Elements (8-Bit)




### vsrah

### vsrah





Each halfword element in register vA is shifted right by the number of bits specified in the low-order 4 bits of the corresponding halfword element in register vB. Bits shifted out of bit [15] of the halfword element are lost. Bit [0] of the halfword element is replicated to fill the vacated bits on the left. The result is placed into the corresponding halfword element of register vD.

Other registers altered:

• None

*Figure 6-120* shows the usage of the **vsrah** command. Each of the eight elements in the registers **v**A and **v**D is 16 bits in length.

Figure 6-120. vsrah—Shift Bits Right for Eight Integer Elements (16-Bit)





vsraw

#### Vector/SIMD Multimedia Extension Technology

### vsraw

Vector Shift Right Algebraic Word (x'1000 0384)



Each element is a word. Each element in register vA is shifted right by the number of bits specified in the loworder 5 bits of the corresponding element in register vB. Bits shifted out of bit [31] of the element are lost. Bit [0] of the element is replicated to fill the vacated bits on the left. The result is placed into the corresponding element of register vD.

Other registers altered:

None

*Figure 6-121* shows the usage of the **vsraw** command. Each of the four elements in the register **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-121. vsraw—Shift Bits Right in Four Integer Elements (32-Bit)





### vsrb

vsrb

Vector Shift Right Byte (x'1000 0204)



Each element is a byte. Each element in register vA is shifted right by the number of bits specified in the loworder 3 bits of the corresponding element in register vB. Bits shifted out of bit [7] of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of register vD.

Other registers altered:

None

*Figure 6-122* shows the usage of the **vsrb** command. Each of the sixteen elements in the registers **v**A and **v**D is 8 bits in length.

Figure 6-122. vsrb—Shift Bits Right in Sixteen Integer Elements (8-Bit)





vsrh

#### Vector/SIMD Multimedia Extension Technology

## vsrh

Vector Shift Right Halfword (x'1000 0244)



Each element is a halfword. Each element in register vA is shifted right by the number of bits specified in the low-order 4 bits of the corresponding element in register vB. Bits shifted out of bit [15] of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of register vD.

Other registers altered:

None

*Figure 6-123* shows the usage of the **vsrh** command. Each of the eight elements in the registers **v**A and **v**D is 16 bits in length.

Figure 6-123. vsrh—Shift Bits Right for Eight Integer Elements (16-Bit)





### vsro



Vector Shift Right by Octet (x'1000 044C)



The contents of vA are shifted right by the number of bytes specified in vB[121–124]. Bytes shifted out of register vA are lost. Zeros are supplied to the vacated bytes on the left. The result is placed into register vD.

Other registers altered:

None

Figure 6-124. vsro—Vector Shift Right Octet





vsrw

#### Vector/SIMD Multimedia Extension Technology

### vsrw

Vector Shift Right Word (x'1000 0284)



Each element is a word. Each element in register **v**A is shifted right by the number of bits specified in the loworder 5 bits of the corresponding element in register **v**B. Bits shifted out of bit [31] of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of register **v**D.

Other registers altered:

None

*Figure 6-125* shows the usage of the **vsrw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-125. vsrw—Shift Bits Right in Four Integer Elements (32-Bit)





### **VSUDCUW** Vector Subtract Carryout Unsigned Word (x'1000 0580)

### vsubcuw

vsub	cuw	<b>v</b> D, <b>v</b> A, <b>v</b>	<b>и</b> В			Form: VX
	04	vD	vA	vВ	1408	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
		$\leftarrow$ ZeroExtend				
		$\leftarrow$ ZeroExtend				
		$\leftarrow aop_{0:32} +_{ii}$		<sub>nt</sub> 1		
	( <b>v</b> D) <sub>i:i+3</sub>	$_{31} \leftarrow \text{ZeroExtend}$	d(temp <sub>0</sub> ,32)			
	end					

Each unsigned-integer word element in register vB is subtracted from the corresponding unsigned-integer word element in register vA. The complement of the borrow out of bit [0] of the 32-bit difference is zero-extended to 32 bits and placed into the corresponding word element of register vD.

Other registers altered:

None

*Figure 6-126* shows the usage of the **vsubcuw** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-126. vsubcuw—Subtract Carryout of Four Unsigned Integer Elements (32-Bit)





vsubfp

#### Vector/SIMD Multimedia Extension Technology

# vsubfp

Vector Subtract Floating Point (x'1000 004A)

vsubf	р		<b>v</b> D, <b>v</b> A,	<b>v</b> В						Form: VX
	04		vD	vA			vВ		74	
0	5	6	10	11	15	16	20	21		31
do i=0 to 127 by 32 $(\mathbf{v}D)_{i:i+31} \leftarrow \text{RndToNearFP32}((\mathbf{v}A)_{i:i+31} - fp (\mathbf{v}B)_{i:i+31})$ end										

Each single-precision floating-point word element in register **v**B is subtracted from the corresponding single-precision floating-point word element in register **v**A. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element of register **v**D.

If VSCR[NJ] = '1', every denormalized operand element is truncated to a '0' of the same sign before the operation is carried out, and each denormalized result element truncates to a '0' of the same sign.

Other registers altered:

• None

*Figure 6-127* shows the usage of the **vsubfp** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







### vsubsbs

## vsubsbs

vsub	sbs	v	/D,vA,v	νB				Form: VX
	04	vD		vA	V	В	-	1792
0	5	6	10	11 15	16	20	21	31
	do i=0 to	127 by 8						
				d(( <b>v</b> A) <sub>i:i+7</sub> ,9)				
				l(( <b>v</b> B) <sub>i:i+7</sub> ,9)				
				t -bop <sub>0:8</sub> + <sub>int</sub>	1			
	( <b>v</b> D) <sub>i:i+7</sub>	$\leftarrow$ SIto	SIsat(	(temp <sub>0:8</sub> ,8)				
	end							

Each element is a byte. Each signed-integer element in register **v**B is subtracted from the corresponding signed-integer element in register **v**A. If the intermediate result is greater than  $(2^{7}-1)$  it saturates to  $(2^{7}-1)$  and if the intermediate result is less than  $(-2^{7})$ , it saturates to  $(-2^{7})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding element of register **v**D.

Other registers altered:

#### • SAT

*Figure 6-128* shows the usage of the **vsubsbs** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.

Figure 6-128. vsubsbs—Subtract Sixteen Signed Integer Elements (8-Bit)

Vector Subtract Signed Byte Saturate (x'1000 0700)





# vsubshs



	<b>v</b> D		vA	vВ		1856	
5	6	10 1	11 15	16	20	21	31
do i=0 to 127 by 16 $aop_{0:16} \leftarrow SignExtend((\mathbf{v}A)_{i:i+15}, 17)$ $bop_{0:16} \leftarrow SignExtend((\mathbf{v}B)_{i:i+15}, 17)$ $temp_{0:16} \leftarrow aop_{0:16} +_{int} -bop_{0:16} +_{int} 1$ $(\mathbf{v}D)_{i:i+15} \leftarrow SItoSIsat(temp_{0:16}, 16)$							
)	i=0 to $pop_{0:16}$ $pop_{0:16}$ $pop_{0:16}$	$\begin{array}{rcl} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ \mathbf{v} D)_{1:1+15} & \leftarrow & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & $	i=0 to 127 by 16 $op_{0:16} \leftarrow SignExtendo op_{0:16} \leftarrow SignExtendo emp_{0:16} \leftarrow aop_{0:16} +_{int}\mathbf{v}D)_{i:i+15} \leftarrow SItoSIsat(t)$	i=0  to  127  by  16 $i=0  to  127  by  16$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

Each element is a halfword. Each signed-integer element in register **v**B is subtracted from the corresponding signed-integer element in register **v**A. If the intermediate result is greater than  $(2^{15}-1)$  it saturates to  $(2^{15}-1)$  and if the intermediate result is less than  $(-2^{15})$  it saturates to  $(-2^{15})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding element of register **v**D.

Other registers altered:

• SAT

*Figure 6-129* shows the usage of the **vsubshs** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-129. vsubshs—Subtract Eight Signed Integer Elements (16-Bit)





### vsubsws

### vsubsws

vsul	osws		vD,vA,v	<b>v</b> B					Form: VX
	04	v	νD	vA		vВ		1920	
0	5	6	10	11 1	5 16	20	21		31
	do i=0 to	127 by 3	32						
	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
	end	-		0.04					

Each element is a word. Each signed-integer element in register **v**B is subtracted from the corresponding signed-integer element in register **v**A. If the intermediate result is greater than  $(2^{31}-1)$  it saturates to  $(2^{31}-1)$  and if the intermediate result is less than  $(-2^{31})$  it saturates to  $(-2^{31})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into the corresponding element of register **v**D.

Other registers altered:

#### • SAT

*Figure 6-130* shows the usage of the **vsubsws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.



Vector Subtract Signed Word Saturate (x'1000 0780)





## vsububm

## vsububm

#### Vector Subtract Unsigned Byte Modulo (x'1000 0400)



Each element of **vsububm** is a byte. Each integer element in register **v**B is subtracted from the corresponding integer element in register **v**A. The integer result is placed into the corresponding element of register **v**D.

Other registers altered:

• None

Note the **vsububm** instruction can be used for unsigned or signed integers.

*Figure 6-131* shows the usage of the **vsububm** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.

#### Figure 6-131. vsububm—Subtract Sixteen Integer Elements (8-Bit)





### **VSUBUBS** Vector Subtract Unsigned Byte Saturate (x'1000 0600)

# vsububs

vsubi	ubs	<b>v</b> D, <b>v</b> A, <b>v</b>	<b>v</b> В			Form: VX
	04	vD	vA	vВ	1536	
0	5	6 10	11 15	16 20	21	31
	bop <sub>0:8</sub> temp <sub>0:8</sub>	127 by 8 $\leftarrow$ ZeroExtend $\leftarrow$ ZeroExtend $\leftarrow$ aop <sub>0:8</sub> + <sub>in</sub> $\leftarrow$ SItoUIsat	$d((\mathbf{v}_{B})_{i:i+7}, 9) + -bop_{0:8} + int$	1		

Each element is a byte. Each unsigned-integer element in register **v**B is subtracted from the corresponding unsigned-integer element in register **v**A. If the intermediate result is less than '0' it saturates to '0'. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding element of register **v**D.

Other registers altered:

#### • SAT

*Figure 6-132* shows the usage of the **vsububs** command. Each of the sixteen elements in the registers vA, vB, and vD is 8 bits in length.







## vsubuhm

## vsubuhm

#### Vector Subtract Signed Halfword Modulo (x'1000 0440)

vsubuh	m		<b>v</b> D, <b>v</b> A,	<b>v</b> В				Form: VX
	04		٧D	٧A	vВ		1088	
0	5	6	10	11 15	16	20 2	21	31
ć	do i=0 to	127	by 16					
	( <b>v</b> D) <sub>i:i+1</sub>	∟5←	( <b>v</b> A) <sub>i:i+15</sub> +	$-int - (\mathbf{v}B)_{i:i+1}$	5			
e	end							

Each element is a halfword. Each integer element in register **v**B is subtracted from the corresponding integer element in register **v**A. The integer result is placed into the corresponding element of register **v**D.

Other registers altered:

None

Notes: vsubuhm instruction can be used for unsigned or signed integers.

*Figure 6-133* shows the usage of the **vsubuhm** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.







### **VSUBURS** Vector Subtract Signed Halfword Saturate (x'1000 0640)

# vsubuhs

vsub	uhs	vD,v	⁄А, <b>v</b> В		Forr		
	04	٧D	vA	vВ	1600		
0	5	6 10	) 11 15	i 16 20	21	31	
	do i=0 to	127 by 16					
	$bop_{0:16}$ temp <sub>0:16</sub>	$\leftarrow \text{ZeroExt} \\ \leftarrow \text{aop}_{0:n} +$	end(( <b>v</b> A) <sub>i:i+15</sub> , end(( <b>v</b> B) <sub>i:i+n:1</sub> -int -bop <sub>0:16</sub> +i at(temp <sub>0:16</sub> ,16)	,17) int 1			
	end						

Each element is a halfword. Each unsigned-integer element in register vB is subtracted from the corresponding unsigned-integer element in register vA. If the intermediate result is less than '0' it saturates to '0'. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding element of register vD.

Other registers altered:

• SAT

*Figure 6-134* shows the usage of the **vsubuhs** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-134. vsubuhs—Subtract Eight Signed Integer Elements (16-Bit)





### vsubuwm

### vsubuwm

### Vector Subtract Unsigned Word Modulo (x'1000 0480)

vsub	uwm	<b>v</b> D, <b>v</b> A, <b>v</b> B							Form: VX
	04		<b>v</b> D		νA		<b>v</b> В	1152	
0	5	6	10	11	15	16	20	21	31
do i=0 to 127 by 32 $(\mathbf{v}D)_{i:i+31} \leftarrow (\mathbf{v}A)_{i:i+31} +_{int} -(\mathbf{v}B)_{i:i+31}$ end									

Each element of **vsubuwm** is a word. Each integer element in register **v**B is subtracted from the corresponding integer element in register **v**A. The integer result is placed into the corresponding element of register **v**D.

Other registers altered:

None

Note: The vsubuwm instruction can be used for unsigned or signed integers.

*Figure 6-135* shows the usage of the **vsubuwm** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

#### Figure 6-135. vsubuwm—Subtract Four Integer Elements (32-Bit)





### **VSUDUWS** Vector Subtract Unsigned Word Saturate (x'1000 0680)

### vsubuws

vsub	uws	<b>v</b> D, <b>v</b> A,	vВ			Form: VX	
	04	vD	vA	vВ	1664		
0	5	6 10	11 15	16 20	21	31	
	do i=0 to	127 by 32					
	$\begin{array}{lll} aop_{0:32} & \leftarrow & \texttt{ZeroExtend}((\mathbf{v}\texttt{A})_{i:i+31}, 33) \\ bop_{0:32} & \leftarrow & \texttt{ZeroExtend}((\mathbf{v}\texttt{B})_{i:i+31}, 33) \\ \texttt{temp}_{0:32} & \leftarrow & \texttt{aop}_{0:32} +_{\texttt{int}} -\texttt{bop}_{0:32} +_{\texttt{int}} 1 \\ (\mathbf{v}\texttt{D})_{i:i+31} & \leftarrow & \texttt{SItoUIsat}(\texttt{temp}_{0:32}, 32) \end{array}$						
	end						

Each element is a word. Each unsigned-integer element in register vB is subtracted from the corresponding unsigned-integer element in register vA. If the intermediate result is less than '0' it saturates to '0'. If saturation occurs, the SAT bit is set. The unsigned-integer result is placed into the corresponding element of register vD.

Other registers altered:

• SAT

*Figure 6-135* shows the usage of the **vsubuws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-136. vsubuws—Subtract Four Signed Integer Elements (32-Bit)





### vsumsws

### vsumsws

Vector Sum Across Signed Word Saturate (x'1000 0788)

vsu	imsws	vD,	vD,vA,vB						
	04	vD		νA		<b>v</b> В	1928	}	
0	5	6	10 11	15	16	20	21	31	
	$temp_{0:34} \leftarrow SignExtend((\mathbf{v}B)_{96:127}, 35)$ do i=0 to 127 by 32								
	$temp_{0:34} \leftarrow temp_{0:34} +_{int} SignExtend((\mathbf{v}A)_{i:i+31}, 35)$ $(\mathbf{v}D) \leftarrow {}^{96}0 \parallel SItoSIsat(temp_{0:34}, 32)$								
	end								

The signed-integer sum of the four signed-integer word elements in register vA is added to the signed-integer word element in bits of vB[96-127]. If the intermediate result is greater than  $(2^{31}-1)$  it saturates to  $(2^{31}-1)$  and if it is less than  $(-2^{31})$  it saturates to  $(-2^{31})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into bits vD[96–127]. Bits vD[0–95] are cleared.

Other registers altered:

#### • SAT

*Figure 6-137* shows the usage of the **vsumsws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.

Figure 6-137. vsumsws—Sum Four Signed Integer Elements (32-Bit)





### vsum2sws

### vsum2sws

Vector Sum Across Partial (1/2) Signed Word Saturate (x'1000 0688)

vsum2sws	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
04	vD	vA	vВ	1672	
0 5	6 10	11 15	16 20	21	31
do j=0 to tem end	127 by 64 $\leftarrow$ SignExtend() o 63 by 32 $p_{0:33} \leftarrow \text{temp}_{0:33}$ $_{3} \leftarrow ^{32}0 \parallel \text{SItoS}$	3 + <sub>int</sub> SignExte	end((v <b>A</b> ) <sub>i+j:i+j</sub>	<sub>+31</sub> ,34)	

The signed-integer sum of the first two signed-integer word elements in register vA is added to the signed-integer word element in vB[32–63]. If the intermediate result is greater than  $(2^{31}-1)$  it saturates to  $(2^{31}-1)$  and if the intermediate result is less than  $(-2^{31})$  it saturates to  $(-2^{31})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into vD[32–63].

The signed-integer sum of the last two signed-integer word elements in register vA is added to the signed-integer word element in vB[96-127]. If the intermediate result is greater than  $(2^{31}-1)$  it saturates to  $(2^{31}-1)$  and if it is less than  $(-2^{31})$  it saturates to  $(-2^{31})$ . If saturation occurs, the SAT bit is set. The signed-integer result is placed into vD[96–127]. The bits vD[0–31,64–95] are cleared to '0'.

Other registers altered:

• SAT

*Figure 6-138* shows the usage of the **vsum2sws** command. Each of the four elements in the registers **v**A, **v**B, and **v**D is 32 bits in length.







### vsum4sbs

vsum4sbs

vsum4sbs vD,vA,vB Form: VX 04 vD vΑ vВ 1800 5 0 6 10 11 15 16 20 21 31 do i=0 to 127 by 32  $temp_{0:32} \leftarrow SignExtend((\mathbf{v}B)_{1:1+31}, 33)$ do j=0 to 31 by 8  $temp_{0:32} \leftarrow temp_{0:32} +_{int} SignExtend((\mathbf{v}A)_{i+j:i+j+7}, 33)$ end  $(\mathbf{v}D)_{i:i+31} \leftarrow SItoSIsat(temp_{0:32}, 32)$ end

For each word element in register vB the following operations are performed in the order shown:

Vector Sum Across Partial (1/4) Signed Byte Saturate (x'1000 0708)

- The signed-integer sum of the four signed-integer byte elements contained in the corresponding word element of register vA is added to the signed-integer word element in register vB.
- If the intermediate result is greater than (2<sup>31</sup>-1) it saturates to (2<sup>31</sup>-1) and if it is less than (-2<sup>31</sup>) it saturates to (-2<sup>31</sup>). If saturation occurs, the SAT bit is set.
- The signed-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• SAT

*Figure 6-139* shows the usage of the **vsum4sbs** command. Each of the sixteen elements in the register **v**A, is 8 bits in length. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.

Figure 6-139. vsum4sbs—Four Sums in the Integer Elements (32-Bit)





### vsum4shs

# vsum4shs

Vector Sum Across Partial (1/4) Signed Halfword Saturate (x'1000 0648)

vsum	14shs	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
	04	vD	٧A	<b>v</b> В	1608	
0	5	6 10	11 15	16 20	21	31
	do j=0 to temp <sub>0:3</sub> end	127 by 32 $\leftarrow$ SignExtend() $\Rightarrow$ 31 by 16 $\Rightarrow_{32} \leftarrow \text{temp}_{0:32} +$ $\downarrow_1 \leftarrow$ SItoSIsat()	int SignExtend	.(( <b>v</b> A) <sub>i+j:i+j+15</sub>	<sub>5</sub> ,33)	

For each word element in register vB the following operations are performed, in the order shown:

- The signed-integer sum of the two signed-integer halfword elements contained in the corresponding word element of register vA is added to the signed-integer word element in vB.
- If the intermediate result is greater than (2<sup>31</sup>-1) it saturates to (2<sup>31</sup>-1) and if it is less than -2<sup>31</sup> it saturates to -2<sup>31</sup>. If saturation occurs, the SAT bit is set.
- The signed-integer result is placed into the corresponding word element of register vD.

Other registers altered:

• SAT

*Figure 6-140* shows the usage of the **vsum4shs** command. Each of the eight elements in the register **v**A is 16 bits in length. Each of the four elements in the registers **v**B and **v**D is 32 bits in length.







Vector/SIMD Multimedia Extension Technology

### vsum4ubs

## vsum4ubs

Vector Sum Across Partial (1/4) Unsigned Byte Saturate (x'1000 0608)

vsur	n4ubs	<b>v</b> D, <b>v</b> A,	<b>v</b> В			Form: VX
	04	٧D	vA	vВ	1544	
0	5	6 10	11 15	16 20	21	31
	do j=0 t temp <sub>0:</sub> end	127 by 32 $\leftarrow$ ZeroExtend() o 31 by 8 $_{32} \leftarrow \text{temp}_{0:32} +$ $_1 \leftarrow \text{UItoUIsat}()$	int ZeroExtend	d(( <b>v</b> A) <sub>i+j:i+j+7</sub>	,33)	

For each word element in vB the following operations are performed in the order shown:

- The unsigned-integer sum of the four unsigned-integer byte elements contained in the corresponding word element of register vA is added to the unsigned-integer word element in register vB.
- If the intermediate result is greater than (2<sup>32</sup>-1) it saturates to (2<sup>32</sup>-1). If saturation occurs, the SAT bit is set.
- The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

SAT

Figure 6-141 shows the usage of the vsum4ubs command. Each of the four elements in the register vA is 8 bits in length. Each of the four elements in the registers vB and vD is 32 bits in length.

Figure 6-141. vsum4ubs—Four Sums in the Integer Elements (32-Bit)





### vupkhpx

# vupkhpx

Vector Unpack High Pixel16 (x'1000 034E)

vupk	(hpx		<b>v</b> D,	<b>v</b> В					F	Form: VX
	04	vD			00000		vВ		846	
0	5	6	10	11	15	16	20	21		31
		i*2)+7 +8:(i*2)+15	$\leftarrow$	Ze	gnExtend(( roExtend((	<b>7</b> B) <sub>i</sub>	.+1:i+5,8)			
		+16:(i*2)+23 +24:(i*2)+31			eroExtend(( eroExtend((					

Each halfword element in the high-order half of register vB is unpacked to produce a 32-bit value as described below and placed, in the same order, into the four words of register vD.

A halfword is unpacked to 32 bits by concatenating, in order, the results of the following operations.

- sign-extend bit [0] of the halfword to 8 bits
- zero-extend bits [1-5] of the halfword to 8 bits
- zero-extend bits [6-10] of the halfword to 8 bits
- zero-extend bits [11-15] of the halfword to 8 bits

Other registers altered:

None

The source and target elements can be considered to be 16-bit and 32-bit "pixels" respectively, having the formats described in the programming note for the Vector Pack Pixel instruction.

*Figure 6-142* shows the usage of the **vupkhpx** command. Each of the eight elements in the register **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.









# vupkhsb



Vector Unpack High Signed Byte (x'1000 020E)

#### Form: VX vupkhsb vD,vB 04 00000 vD vВ 526 5 20 21 0 6 10 11 15 16 31 do i=0 to 63 by 8 $(\mathbf{v}D)_{i*2:(i*2)+15} \leftarrow \text{SignExtend}((\mathbf{v}B)_{i:i+7}, 16)$ end

Each signed integer byte element in the high-order half of register vB is sign-extended to produce a 16-bit signed integer and placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

None

*Figure 6-143* shows the usage of the **vupkhsb** command. Each of the sixteen elements in the register **v**B is 8 bits in length. Each of the eight elements in the register **v**D is 16 bits in length.

Figure 6-143. **vupkhsb**—Unpack HIgh-Order Signed Integer Elements (8-Bit) to Signed Integer Elements (16-Bit)





### vupkhsh

# vupkhsh

Vector Unpack High Signed Halfword (x'1000 024E)



Each signed integer halfword element in the high-order half of register vB is sign-extended to produce a 32-bit signed integer and placed, in the same order, into the four words of register vD.

Other registers altered:

None

*Figure 6-144* shows the usage of the **vupkhsh** command. Each of the eight elements in the registers **v**B and **v**D is 16 bits in length.

Figure 6-144. vupkhsh—Unpack Signed Integer Elements (16-Bit) to Signed Integer Elements (32-Bit)





vupklpx

#### Vector/SIMD Multimedia Extension Technology

# vupklpx

Vector Unpack Low Pixel16 (x'1000 03CE)

vupk	lpx	<b>v</b> D,	<b>v</b> В			Form: VX
	04	٧D	00000	<b>v</b> В	974	
0	5	6 10	11 15	16 20	21	31
	( <b>v</b> D) <sub>(i*2)</sub> ( <b>v</b> D) <sub>(i*2)</sub>	63 by 16 $i^{2}+7 \leftarrow S$ $+8:(i^{2})+15 \leftarrow Z$ $+16:(i^{2})+23 \leftarrow Z$ $+24:(i^{2})+31 \leftarrow Z$	eroExtend(( $\mathbf{v}$ B) eroExtend(( $\mathbf{v}$ B)	i+65:i+69,8) i+70:i+74,8)		

Each halfword element in the low-order half of register **v**B is unpacked to produce a 32-bit value as described below and placed, in the same order, into the four words of register **v**D.

A halfword is unpacked to 32 bits by concatenating, in order, the results of the following operations:

- sign-extend bit [0] of the halfword to 8 bits
- zero-extend bits [1-5] of the halfword to 8 bits
- zero-extend bits [6-10] of the halfword to 8 bits
- zero-extend bits [11-15] of the halfword to 8 bits

Other registers altered:

None

**Programming note:** Notice that the unpacking done by the Vector Unpack Pixel instructions does not reverse the packing done by the Vector Pack Pixel instruction. Specifically, if a 16-bit pixel is unpacked to a 32-bit pixel which is then packed to a 16-bit pixel, the resulting 16-bit pixel will not, in general, be equal to the original 16-bit pixel (because, for each channel except the first, Vector Unpack Pixel inserts high-order bits while Vector Pack Pixel discards low-order bits).

*Figure 6-142* shows the usage of the **vupklpx** command. Each of the eight elements in register **v**B is 16 bits in length. Each of the four elements in the register **v**D is 32 bits in length.

Figure 6-145. vupklpx—Unpack LOW-Order Elements (16-Bit) to Elements (32-Bit)





### vupklsb

# vupklsb

Vector Unpack Low Signed Byte (x'1000 028E)



Each signed integer byte element in the low-order half of register vB is sign-extended to produce a 16-bit signed integer and placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

None

*Figure 6-146* shows the usage of the **vaddubs** command. Each of the sixteen elements in the registers **v**B and **v**D is 8 bits in length.

Figure 6-146. vupklsb—Unpack Low-Order Elements (8-Bit) to Elements (16-Bit)





# vupklsh

vupklsh

### Vector Unpack Low Signed Halfword (x'1000 02CE)

vupk	lsh		<b>v</b> D,	<b>v</b> В						Form: VX
	04	vD			00000		<b>v</b> В		718	
0	5	6	10	11	15	16	20	21		31
	do i=0 to 63 by 16 $(\mathbf{v}D)_{i*2:(i*2)+31} \leftarrow \text{SignExtend}((\mathbf{v}B)_{i+64:i+79}, 32)$ end									

Each signed integer halfword element in the low-order half of register vB is sign-extended to produce a 32-bit signed integer and placed, in the same order, into the four words of register vD.

Other registers altered:

• None

*Figure 6-147* shows the usage of the **vupklpx** command. Each of the eight elements in the registers **v**A, **v**B, and **v**D is 16 bits in length.

Figure 6-147. **vupkIsh**—Unpack Low-Order Signed Integer Elements (16-Bit) to Signed Integer Elements (32-Bit)





### vxor



Vector Logical XOR (x'1000 04C4)

vxor		<b>v</b> D, <b>v</b> A,	vВ			Form: VX
	04	vD	vA	vВ	1220	
0	5	6 10	11 15	16 20	21	31
	$(\mathbf{v} D) \leftarrow (\mathbf{v} A)$	A) $\oplus$ ( <b>v</b> B)				

The contents of register vA are XORed with the contents of register vB and the result is placed into register vD.

Other registers altered:

None

*Figure 6-148* shows the usage of the **vxor** command.

Figure 6-148. vxor—Bitwise XOR (128-Bit)







### **Appendix A. Vector Processing Instruction Set Listings**

This appendix lists the instruction set for the vector/SIMD multimedia extension technology. Instructions are sorted by mnemonic, opcode, and form. Also included in this appendix is a quick reference table that contains general information, such as the architecture level, privilege level, and form, and indicates if the instruction is 64-bit and/or optional.

Note: Split fields, which represent the concatenation of sequences from left to right, are shown in lowercase.

#### A.1 Instructions Sorted by Mnemonic

Table A-1 lists the instructions implemented in the vector architecture in alphabetical order by mnemonic.



Name	0 5	6	7	8	9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	) 3
dss	31	Α	0	0	STRM	00000	00000	82:	2	Ì
dssall	31	Α	0	0	STRM	00000	00000	82	2	
dst	31	т	0	0	STRM	rA	rВ	34:	2	1
dstst	31	т	0	0	STRM	rA	rВ	374	4	1
dststt	31	1	0	0	tag	rA	rВ	11	22	1
dstt	31	1	0	0	tag	rA	rВ	0		1
lvebx	31			vD		rA	rВ	7		1
lvehx	31			vD		rA	rВ	39	)	1
lvewx	31			vD		rA	rВ	71		-
lvsl	31			vD		rA	rВ	6		
lvsr	31			<b>v</b> D		rA	rВ	38	3	
lvx	31			<b>v</b> D		rA	rВ	10:	3	
lvxl	31			<b>v</b> D		rA	rВ	359	9	
mfvscr	04			<b>v</b> D		00000	00000	1	540	
mtvscr	04			///		00000	vВ	10	604	
stvebx	31			vS		rA	rВ	13	5	
stvehx	31			vS		rA	rВ	16	7	
stvewx	31			vS		rA	rВ	199	9	
stvx	31			vS		rA	rВ	23	1	
stvxl	31			vS		rA	rВ	48	7	
vaddcuw	04			<b>v</b> D		vA	vВ	384	4	
vaddfp	04			٧D		vA	vВ	10	)	
vaddsbs	04			<b>v</b> D		vA	vВ	76	8	
vaddshs	04			<b>v</b> D		vA	vВ	83	2	
vaddsws	04			vD		vA	vВ	890	6	
vaddubm	04			<b>v</b> D		vA	vВ	0		
vaddubs	04			vD		vA	vВ	51:	2	



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22	2 23 24 25 26 27	28 29 30 31
vadduhm	04	vD	vA	vВ		64	0
vadduhs	04	vD	vA	vВ		576	
vadduwm	04	vD	vA	vВ		128	0
vadduws	04	vD	vA	vВ		640	0
vand	04	vD	vA	vВ		1028	0
vandc	04	vD	vA	vВ		1092	0
vavgsb	04	vD	vA	vВ		1282	0
vavgsh	04	vD	vA	vВ		1346	0
vavgsw	04	vD	vA	vВ		1410	0
vavgub	04	vD	vA	vВ		1026	0
vavguh	04	vD	vA	vВ		1090	0
vavguw	04	vD	vA	vВ		1154	0
vcfsx	04	vD	UIMM	vВ		842	
vcfux	04	vD	UIMM	vВ		778	
vcmpbfp <i>x</i>	04	vD	vA	vВ	Rc	966	
vcmpeqf <i>x</i>	04	vD	vA	vВ	Rc	198	
vcmpequb <i>x</i>	04	vD	vA	vВ	Rc	6	
vcmpequh <i>x</i>	04	vD	vA	vВ	Rc 70		
vcmpequw <i>x</i>	04	vD	vA	vВ	Rc 134		
vcmpgefp <i>x</i>	04	vD	vA	vВ	Rc 454		
vcmpgtfp <i>x</i>	04	vD	vA	<b>v</b> В	Rc	710	
vcmpgtsb <i>x</i>	04	vD	vA	vВ	Rc	774	
vcmpgtsh <i>x</i>	04	vD	vA	vВ	Rc	838	
vcmpgtsw <i>x</i>	04	vD	vA	vВ	Rc	902	
vcmpgtub <i>x</i>	04	vD	vA	vВ	Rc	518	
vcmpgtuh <i>x</i>	04	vD	vA	vВ	Rc	582	
vcmpgtuw <i>x</i>	04	vD	vA	vВ	Rc	646	
vctsxs	04	vD	UIMM	vВ		970	
vctuxs	04	vD	UIMM	vВ		906	
vexptefp	04	vD	00000	vВ		394	
vlogefp	04	vD	00000	vВ		458	
vmaddfp	04	vD	vA	vВ		vC	46
vmaxfp	04	vD	vA	vB		1034	
vmaxsb	04	vD	vA	vB	258		
vmaxsh	04	vD	vA	vB	322		
vmaxsw	04	vD	vA	vB	386		
vmaxub	04	vD	vA	vB	2		
vmaxuh	04	vD	vA	vB	66		
vmaxuw	04	vD	vA	vB	130		
vmhaddshs	04	vD	vA	vB	vC 32		
vmhraddshs	04	vD	vA	vB		vC	33
vminfp	04	vD	vA	vВ		1098	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 3
vminsb	04	vD	vA	vВ		770
vminsh	04	vD	vA	vВ		834
vminsw	04	vD	vA	vВ		898
vminub	04	vD	vA	vВ		514
vminuh	04	vD	vA	vВ		578
vminuw	04	vD	vA	vВ		642
vmladduhm	04	vD	vA	vВ	vC	34
vmrghb	04	vD	vA	vВ		12
vmrghh	04	vD	vA	vВ		76
vmrghw	04	vD	vA	vВ		140
vmrglb	04	vD	vA	vВ		268
vmrglh	04	vD	vA	vВ		332
vmrglw	04	vD	vA	vВ		396
vmsummbm	04	vD	vA	vВ	vC	37
vmsumshm	04	vD	vA	vВ	vC	40
vmsumshs	04	vD	vA	vВ	vC	41
vmsumubm	04	vD	vA	vВ	vC	36
vmsumuhm	04	vD	vA	vВ	vC	38
vmsumuhs	04	vD	vA	vВ	vC	39
vmulesb	04	vD	vA	vВ		776
vmulesh	04	vD	vA	vВ		840
vmuleub	04	vD	vA	vВ		520
vmuleuh	04	vD	vA	vВ		584
vmulosb	04	vD	vA	vВ		264
vmulosh	04	vD	vA	vВ	:	328
vmuloub	04	vD	vA	vВ		8
vmulouh	04	vD	vA	vВ		72
vnmsubfp	04	vD	vA	vВ	vC	47
vnor	04	vD	vA	vВ	1	284
vor	04	vD	vA	vВ	1	156
vperm	04	vD	vA	vВ	vC	43
vpkpx	04	vD	vA	vВ		782
vpkshss	04	vD	vA	vВ		398
vpkshus	04	vD	vA	vВ		270
vpkswss	04	vD	vA	vВ		462
vpkuhum	04	vD	vA	vВ		14
vpkuhus	04	vD	vA	vВ		142
vpkuwum	04	vD	vA	vВ		78
vpkuwus	04	vD	vA	vВ		206
vrefp	04	vD	00000	vВ		266
vrfim	04	vD	00000	vВ		714
vrfin	04	vD	00000	vВ		522



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vrfip	04	vD	00000	vB		650
vrfiz	04	vD	00000	vВ		586
vrlb	04	vD	vA	vВ		4
vrlh	04	vD	vA	vВ		68
vriw	04	vD	vA	vB		132
vrsqrtefp	04	vD	00000	vВ		330
vsel	04	vD	vA	vВ	vC	42
vsl	04	vD	vA	vВ		452
vslb	04	vD	vA	vВ		260
vsldoi	04	vD	vA	vВ	0 SH	44
vslh	04	vD	vA	vВ		324
vslo	04	vD	vA	vВ	1	036
vslw	04	vD	vA	vВ	:	388
vspltb	04	vD	UIMM	vВ		524
vsplth	04	vD	UIMM	vВ		588
vspltisb	04	vD	SIMM	vВ		780
vspltish	04	vD	SIMM	00000		844
vspltisw	04	vD	SIMM	00000		908
vspltw	04	vD	UIMM	vВ		652
vsr	04	vD	vA	vВ		708
vsrab	04	vD	vA	vВ		772
vsrah	04	vD	vA	<b>v</b> В		836
vsraw	04	vD	vA	<b>v</b> В	1	900
vsrb	04	vD	vA	<b>v</b> В		516
vsrh	04	vD	vA	vВ		580
vsro	04	vD	vA	vВ	1	100
vsrw	04	vD	vA	vВ		644
vsubcuw	04	vD	vA	vВ		408
vsubfp	04	vD	vA	vВ		74
vsubsbs	04	vD	vA	vB		792
vsubshs		vD	vA	vB		856
vsubsws	04	vD	vA	vB		920
vsububm	04	vD	vA	vB		024
vsububs		vD	vA	vB		536
vsubuhm	04	vD	vA	vB		088
vsubuhs		vD	vA	vB		600
vsubuwm	04	vD	vA	vB		152
vsubuws		vD	vA	vB		664
vsumsws		vD	vA	vB		928
vsum2sws	04	vD	vA	vB		672
vsum4sbs	04	vD	vA	vB		800
vsum4shs	04	vD	vA	vВ	1	608



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vsum4ubs	04	vD	vA	vВ	1544
vupkhpx	04	vD	00000	vВ	846
vupkhsb	04	vD	00000	vВ	526
vupkhsh	04	vD	00000	vВ	590
vupklpx	04	vD	00000	vВ	974
vupklsb	04	vD	00000	vВ	654
vupklsh	04	vD	00000	vВ	718
vxor	04	vD	vA	vВ	1220



#### A.2 Instructions Sorted by Opcode

Figure A-2 lists the vector instructions grouped by opcode.



Reserved bits

#### Table A-2. Instructions Sorted by Opcode

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vmhaddshs	000100	vD	vA	vВ	vC	10 0000
vmhraddshs	000100	vD	vA	vВ	vC	10 0001
vmladduhm	000100	vD	vA	vВ	vC	10 0010
vmsumubm	000100	vD	vA	vВ	vC	10 0100
vmsummbm	000100	vD	vA	vВ	vC	10 0101
vmsumuhm	000100	vD	vA	vВ	vC	10 0110
vmsumuhs	000100	vD	vA	vВ	vC	10 0111
vmsumshm	000100	vD	vA	vВ	vC	10 1000
vmsumshs	000100	vD	vA	vВ	vC	10 1001
vsel	000100	vD	vA	vВ	vC	10 1010
vperm	000100	vD	vA	vВ	vC	10 1011
vsldoi	000100	vD	vA	vВ	0 SH	10 1100
vmaddfp	000100	vD	vA	vВ	000 0010 1110	
vnmsubfp	000100	vD	vA	vВ	vC	10 1111
vaddubm	000100	vD	vA	vВ	000 0000 0000	
vadduhm	000100	vD	vA	vВ	000 0100 0000	
vadduwm	000100	vD	vA	<b>v</b> В	000 1000 0000	
vaddcuw	000100	vD	vA	<b>v</b> В	001 1000 0000	
vaddubs	000100	vD	vA	<b>v</b> В	010 0000 0000	
vadduhs	000100	vD	vA	<b>v</b> В	010 0100 0000	
vadduws	000100	vD	vA	<b>v</b> В	010 1000 0000	
vaddsbs	000100	vD	vA	<b>v</b> В	011 0000 0000	
vaddshs	000100	vD	vA	<b>v</b> В	011 0100 0000	
vaddsws	000100	vD	vA	<b>v</b> В	011 1000 0000	
vsububm	000100	vD	vA	<b>v</b> В	100 0000 0000	
vsubuhm	000100	vD	vA	<b>v</b> В	100 0100 0000	
vsubuwm	000100	vD	vA	<b>v</b> В	100 1000 0000	
vsubcuw	000100	vD	vA	<b>v</b> В	101 1000 0000	
vsububs	000100	vD	vA	<b>v</b> В	110 0000 0000	
vsubuhs	000100	vD	vA	<b>v</b> В	110 0100 0000	
vsubuws	000100	vD	vA	<b>v</b> В	110 1000 0000	


Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vsubsbs	000100	vD	vA	vВ	111 0000 0000
vsubshs	000100	vD	vA	vВ	111 0100 0000
vsubsws	000100	vD	vA	vВ	111 1000 0000
vmaxub	000100	vD	vA	vВ	000 0000 0010
vmaxuh	000100	vD	vA	vВ	000 0100 0010
vmaxuw	000100	vD	vA	<b>v</b> В	000 1000 0010
vmaxsb	000100	vD	vA	<b>v</b> В	001 0000 0010
vmaxsh	000100	vD	vA	<b>v</b> В	001 0100 0010
vmaxsw	000100	vD	vA	<b>v</b> В	001 1000 0010
vminub	000100	vD	vA	<b>v</b> В	010 0000 0010
vminuh	000100	vD	vA	<b>v</b> В	010 0100 0010
vminuw	000100	vD	vA	<b>v</b> В	010 1000 0010
vminsb	000100	vD	vA	<b>v</b> В	011 0000 0010
vminsh	000100	vD	vA	<b>v</b> В	011 0100 0010
vminsw	000100	vD	vA	vВ	011 1000 0010
vavgub	000100	vD	vA	vВ	100 0000 0010
vavguh	000100	vD	vA	vВ	100 0100 0010
vavguw	000100	vD	vA	<b>v</b> В	100 1000 0010
vavgsb	000100	vD	vA	vВ	101 0000 0010
vavgsh	000100	vD	vA	vВ	101 0100 0010
vavgsw	000100	vD	vA	<b>v</b> В	101 1000 0010
vrlb	000100	vD	vA	<b>v</b> В	000 0000 0100
vrlh	000100	vD	vA	<b>v</b> В	000 0100 0100
vrlw	000100	vD	vA	<b>v</b> В	000 1000 0100
vslb	000100	vD	vA	<b>v</b> В	001 0000 0100
vslh	000100	vD	vA	<b>v</b> В	001 0100 0100
vslw	000100	vD	vA	<b>v</b> В	001 1000 0100
vsl	000100	vD	vA	<b>v</b> В	001 1100 0100
vsrb	000100	vD	vA	<b>v</b> В	010 0000 0100
vsrh	000100	vD	vA	vВ	010 0100 0100
vsrw	000100	vD	vA	vВ	010 1000 0100
vsr	000100	vD	vA	<b>v</b> В	010 1100 0100
vsrab		vD	vA	<b>v</b> В	011 0000 0100
vsrah		vD	vA	vВ	011 0100 0100
vsraw	000100	vD	vA	vВ	011 1000 0100
vand		vD	vA	<b>v</b> В	100 0000 0100
vandc	000100	vD	vA	<b>v</b> В	100 0100 0100



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vor	000100	٧D	vA	vВ	100 1000 0100
vxor	000100	٧D	vA	vВ	100 1100 0100
vnor	000100	٧D	vA	vВ	101 0000 0100
mfvscr	000100	vD	00000	00000	110 0000 0100
mtvscr	000100	00000	00000	vВ	110 0100 0100
vcmpequb <i>x</i>	000100	vD	vA	vВ	Rc 00 0000 0110
vcmpequh <i>x</i>	000100	vD	vA	vВ	Rc 00 0100 0110
vcmpequw <i>x</i>	000100	vD	vA	vВ	Rc 00 1000 0110
vcmpeqfp <i>x</i>	000100	٧D	vA	vВ	Rc 00 1100 0110
vcmpgefp <i>x</i>	000100	٧D	vA	vВ	Rc 01 1100 0110
vcmpgtub <i>x</i>	000100	vD	vA	vВ	Rc 10 0000 0110
vcmpgtuh <i>x</i>	000100	vD	vA	vВ	Rc 10 0100 0110
vcmpgtuw <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 10 1000 0110
vcmpgtfp <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 10 1100 0110
vcmpgtsb <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 11 0000 0110
vcmpgtsh <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 11 0100 0110
vcmpgtsw <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 11 1000 0110
vcmpbfp <i>x</i>	000100	vD	vA	<b>v</b> В	Rc 11 1100 0110
vmuloub	000100	vD	vA	<b>v</b> В	000 0000 1000
vmulouh	000100	vD	vA	<b>v</b> В	000 0100 1000
vmulosb	000100	vD	vA	<b>v</b> В	001 0000 1000
vmulosh	000100	vD	vA	vВ	001 0100 1000
vmuleub	000100	vD	vA	vВ	010 0000 1000
vmuleuh	000100	vD	vA	vВ	010 0100 1000
vmulesb	000100	vD	vA	vВ	011 0000 1000
vmulesh	000100	vD	vA	vВ	011 0100 1000
vsum4ubs	000100	vD	vA	vВ	110 0000 1000
vsum4sbs	000100	٧D	vA	vВ	111 0000 1000
vsum4shs	000100	٧D	vA	vВ	110 0100 1000
vsum2sws	000100	٧D	vA	vВ	110 1000 1000
vsumsws	000100	vD	vA	vВ	111 1000 1000
vaddfp	000100	٧D	vA	vВ	000 0000 1010
vsubfp	000100	٧D	vA	vВ	000 0100 1010
vrefp	000100	٧D	00000	vВ	001 0000 1010
vrsqrtefp	000100	vD	00000	vВ	001 0100 1010
vexptefp	000100	٧D	00000	vВ	001 1000 1010



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vlogefp	000100	vD	00000	vВ	001 1100 1010
vrfin	000100	vD	00000	vВ	010 0000 1010
vrfiz	000100	vD	00000	vВ	010 0100 1010
vrfip	000100	vD	00000	vВ	010 1000 1010
vrfim	000100	vD	00000	vВ	010 1100 1010
vcfux	000100	vD	UIMM	vВ	011 0000 1010
vcfsx	000100	vD	UIMM	vВ	011 0100 1010
vctuxs	000100	vD	UIMM	vВ	011 1000 1010
vctsxs	000100	vD	UIMM	<b>v</b> В	011 1100 1010
vmaxfp	000100	vD	vA	vВ	100 0000 1010
vminfp	000100	vD	vA	<b>v</b> В	100 0100 1010
vmrghb	000100	vD	vA	vВ	000 0000 1100
vmrghh	000100	vD	vA	vВ	000 0100 1100
vmrghw	000100	vD	vA	vВ	000 1000 1100
vmrglb	000100	vD	vA	<b>v</b> В	001 0000 1100
vmrglh	000100	vD	vA	<b>v</b> В	001 0100 1100
vmrglw	000100	vD	vA	vВ	001 1000 1100
vspltb	000100	vD	UIMM	vВ	010 0000 1100
vsplth	000100	vD	UIMM	vВ	010 0100 1100
vspltw	000100	vD	UIMM	<b>v</b> В	010 1000 1100
vspltisb	000100	vD	SIMM	00000	011 0000 1100
vspltish	000100	vD	SIMM	00000	011 0100 1100
vspltisw	000100	vD	SIMM	00000	011 1000 1100
vslo	000100	vD	vA	vВ	100 0000 1100
vsro	000100	vD	vA	vВ	100 0100 1100
vpkuhum	000100	vD	vA	vВ	000 0000 1110
vpkuwum	000100	vD	vA	vВ	000 0100 1110
vpkuhus	000100	vD	vA	vВ	000 1000 1110
vpkuwus	000100	vD	vA	vВ	000 1100 1110
vpkshus	000100	vD	vA	vВ	001 0000 1110
vpkswus	000100	vD	vA	vВ	001 0100 1110
vpkshss	000100	vD	vA	vВ	001 1000 1110
vpkswss	000100	vD	vA	vВ	001 1100 1110
vupkhsb	000100	vD	00000	vВ	010 0000 1110
vupkhsh	000100	vD	00000	vВ	010 0100 1110
vupkisb		vD	00000	vВ	010 1000 1110
vupklsh	000100	vD	00000	vВ	010 1100 1110



Name	0	5	6	7 8	9	10	11	12	13	14 1	5	16 17	7 1	8 19	20	21	22	23	24	25	26	27	7 28	8 29	30	31
vpkpx	000100			٧D	)			,	νA				v	νB					01	10	000	11	10			
vupkhpx	000100			٧D	)			0 0	0 0	0			v	νB					01	10	100	11	10			
vupklpx	000100			vD	)			0 0	00	0			v	νB					01	11	100	11	10			
lvsl	011111			vD	)			I	rA				r	B					00 (	000	0 01	10				0
lvsr	011111			vD	)			l	rA				r	·B					00 (	001	0 01	10				0
dst	011111		т	00	ST	RM		I	rA				r	B					01 (	010	1 01	10				0
dstt	011111		1	000	0	tag		I	rA				r	·B					00 (	000	0 00	000				0
dstst	011111		т						rA				r	B					01 (	011	1 01	10				0
dststt	011111		1	000	0	tag			rA				r	B			1	011					1 01	10		0
dss	011111		A 0.0 STRM					0 0	00	0		C	00	000					11 (	001	1 01	10				0
dssall	011111		A	00	ST	RM		0 0	00	0		C	00	000					11 (	001	1 01	10				0
lvebx	011111			vD	)				rA		Τ		r	B					00 (	000	0 01	11				0
lvehx	011111			vD	)			I	rA				r	·B					00 (	001	0 01	11				0
lvewx	011111			vD	)				rA				r	B					00 (	010	0 01	11				0
lvx	011111			vD	)				rA				r	B					00 (	011	0 01	11				0
lvxl	011111			vD	)			I	rA				r	·B					01 (	011	0 01	11				0
stvebx	011111			vS	5				rA				r	B					00 ·	100	0 01	11				0
stvehx	011111		vS					I	rA				r	B					00 ·	101	0 01	11				0
stvewx	011111			vS				l	rA				r	·B					00 ·	110	0 01	11				0
stvx	011111			vS				I	rA				r	B					00 ·	111	0 01	11				0
stvxl	011111			vS	;			I	rA				r	·B					01	111	0 01	11				0



## A.3 Instructions Sorted by Form

*Table A-3* through *Table A-6* list the vector instructions grouped by form.



#### Table A-3. VA-Form

OPCD	vD	vA	<b>v</b> В	vC	XO
OPCD	vD	vA	<b>v</b> В	0 SH	ХО

								;	Sp	ecific	Inst	ru	ctior	าร																		
Name	0	5	6	7	8	9	10	11	1	2 13	14	1	5 10	6 1	7	1	8 1	9	20	21	22	23	2	24 2	5	26	2	7 2	8 2	9	30	31
vmhaddshs	04				٧D					νA						v	Β					vC	;						32			
vmhraddshs	04			vD						νA						v	Β					vC	;						33			
vmladduhm	04			vD						νA						v	Β					vC	;						34			
vmsumubm	04			vD						vA						v	Β					vC	;						36			
vmsummbm	04			vD						vA						v	Β					vC	;						37			
vmsumuhm	04			vD						vA						v	Β					vC	;						38			
vmsumuhs	04				vD					vA						v	Β					vC	;						39			
vmsumshm	04				vD					vA						v	Β					vC	;						40			
vmsumshs	04				vD					vA						v	Β					vC	;						41			
vsel	04				vD					vA						v	Β					vC	;						42			
vperm	04				٧D					vA						v	Β					vC	;						43			
vsldoi	04			vD						νA						v	Β			0		S	SН						44			
vmaddfp	04		vD						vA						v	Β					vC	;						46				
vnmsubfp	04			vD vD						νA						v	Β					vC	;						47			



#### Table A-4. VX-Form

	OPCD	vD	vA	vВ	хо
	OPCD	vD	00000	00000	XO 0
	OPCD	00000	00000	vВ	XO 0
	OPCD	vD	00000	vВ	хо
	OPCD	vD	UIMM	vВ	хо
	OPCD	vD	SIMM	00000	XO
			Specific Instruct	ione	
Name	0 5	6 7 8 9 10	-		21 22 23 24 25 26 27 28 29 30 31
vaddubm	0 3	vD	vA	vB	0
vaddubm	04	vD vD	vA vA	vB vB	64
vadduwm	04	vD vD	vA	vB	128
vaddcuw	04	vD vD	vA vA	vB vB	384
vaddubs	04	vD vD	vA	vB vB	512
vaddubs	04	vD vD	vA	vB	576
vadduws	04	vD vD	vA	vB	640
vaddsbs	04	vD	vA	vB	768
vaddshs	04	vD	vA	vB	832
vaddsws	04	vD	vA	vB	896
vsububm	04	vD	vA	vB	1024
vsubuhm	04	vD	vA	vB	1088
vsubuwm	04	vD	vA	vВ	1152
vsubcuw	04	vD	vA	vВ	1408
vsububs	04	vD	vA	vВ	1536
vsubuhs	04	vD	vA	vВ	1600
vsubuws	04	vD	vA	vВ	1664
vsubsbs	04	vD	vA	vВ	1792
vsubshs	04	vD	vA	vВ	1856
vsubsws	04	vD	vA	vВ	1920
vmaxub	04	vD	vA	vВ	2
vmaxuh	04	vD	vA	vВ	66
vmaxuw	04	vD	vA	vВ	130
vmaxsb	04	vD	vA	vВ	258
vmaxsh	04	vD	vA	vВ	322
vmaxsw	04	vD	vA	vВ	386
vminub	04	vD	vA	vВ	514
vminuh	04	vD	vA	vВ	578

## Programming Environments Manual



	0       5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20       21       22       23       24       25       26       27       28       29													
Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31									
vminuw	04	vD	vA	vВ	642									
vminsb	04	vD	vA	vВ	770									
vminsh	04	vD	vA	vВ	834									
vminsw	04	vD	vA	vВ	898									
vavgub	04	vD	vA	vВ	1026									
vavguh	04	vD	vA	vВ	1090									
vavguw	04	vD	vA	vВ	1154									
vavgsb	04	vD	vA	vВ	1282									
vavgsh	04	vD	vA	vВ	1346									
vavgsw	04	vD	vA	vВ	1410									
vrlb	04	vD	vA	vВ	4									
vrlh	04	vD	vA	vВ	68									
vrlw	04	vD	vA	vВ	132									
vslb	04	vD	vA	vВ	260									
vslh	04	vD	vA	vВ	324									
vslw	04	vD	vA	vВ	388									
vsl	04	vD	vA	vВ	452									
vsrb	04	vD	vA	vВ	516									
vsrh	04	vD	vA	vВ	580									
vsrw	04	vD	vA	vВ	644									
vsr	04	vD	vA	vВ	708									
vsrab	04	vD	vA	<b>v</b> В	772									
vsrah	04	vD	vA	vВ	836									
vsraw	04	vD	vA	<b>v</b> В	900									
vand	04	vD	vA	<b>v</b> В	1028									
vandc	04	vD	vA	<b>v</b> В	1092									
vor	04	vD	vA	<b>v</b> В	1156									
vnor	04	vD	vA	<b>v</b> В	1284									
mfvscr	04	vD	00000	00000	1540									
mtvscr	04	00000	00000	vВ	1604									
vmuloub	04	vD	vA	<b>v</b> В	8									
vmulouh	04	vD	vA	<b>v</b> В	72									
vmulosb	04	vD	vA	vВ	264									
vmulosh	04	vD	vA	<b>v</b> В	328									
vmuleub	04	vD	vA	vВ	520									
vmuleuh	04	vD	vA	vВ	584									
vmulesb	04	vD	vA	vВ	776									



						ę	Speci	fic Ins	truct	tior	าร															
Name	0 5	6 7 8		9 -	10	11	12	13 14	15	16	6 17	18	19	20	21	22 2	23	24	25	26	2	7 2	28 2	29	30	31
vmulesh	04	v	)				,	ıΑ				vВ					_			840	)					_
vsum4ubs	04	v	)				,	νA				vВ								154	4					
vsum4sbs	04	٧	)				,	νA				<b>v</b> В								180	0					
vsum4shs	04	٧	)				,	νA				<b>v</b> В								160	8					_
vsum2sws	04	v[	)				,	νA				<b>v</b> В								167	2					
vsumsws	04	v[	)				,	νA				<b>v</b> В								192	8					_
vaddfp	04	v[	)				,	νA				<b>v</b> В								10						
vsubfp	04	٧	)				,	νA				<b>v</b> В								74						_
vrefp	04	v[	)				0 0	000				<b>v</b> В								266	5					_
vrsqrtefp	04	v[	)				00	000				<b>v</b> В								330	)					
vexptefp	04	٧	)				00	000				<b>v</b> В								394	1					_
vlogefp	04	٧	)				00	000				vВ								458	3					_
vrfin	04	٧	)				00	000				<b>v</b> В								522	2					
vrfiz	04	٧	)				00	000				<b>v</b> В								586	3					_
vrfip	04	٧	)				00	000				<b>v</b> В								650	)					_
vrfim	04	٧	)				00	000				vВ								714	1					
vcfux	04	٧	)		T		U	MM				<b>v</b> В								778	3					_
vcfsx	04	v	)				UI	MM				<b>v</b> В								842	2					
vctuxs	04	٧	)				UI	MM				<b>v</b> В								906	6					
vctsxs	04	٧	)				UI	MM				<b>v</b> В								970	)					
vmaxfp	04	v	)				,	νA				<b>v</b> В								103	4					
vminfp	04	v	)				,	νA				<b>v</b> В								109	8					
vmrghb	04	٧	)				,	νA				<b>v</b> В								12						
vmrghh	04	v	)				,	νA				<b>v</b> В								76						
vmrghw	04	٧	)				,	ıΑ				<b>v</b> В								140	)					
vmrglb	04	٧	)				,	νA				<b>v</b> В								268	3					
vmrglh	04	v	)				,	νA				<b>v</b> В								332	2					
vmrglw	04	v	)				,	νA				<b>v</b> В								396	3					
vspltb	04	v	)				UI	MM				<b>v</b> В								524	1					
vsplth	04	v	)				UI	MM				<b>v</b> В								588	3					
vspltw	04	v	)				UI	MM				<b>v</b> В								652	2					
vspltisb	04	v	)				SI	MM			0 0	000	0							780	)					
vspltish	04	v	)				SI	MM			0 0	000	0							844	1					
vspltisw	04	v	)				SI	MM			0 0	000	0							908	3					
vslo	04	٧	)				Ņ	νA				<b>v</b> В								103	6					
vsro	04	v	)				١	νA				<b>v</b> В								110	0					
vpkuhum	04	v	)				,	νA				vВ								14						

## Programming Environments Manual



			Specific Instruct	ions	
Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vpkuwum	04	vD	vA	vВ	78
vpkuhus	04	vD	vA	vВ	142
vpkuwus	04	vD	vA	vВ	206
vpkshus	04	vD	vA	vВ	270
vpkswus	04	vD	vA	vВ	334
vpkshss	04	vD	vA	vВ	398
vpkswss	04	vD	vA	vВ	462
vupkhsb	04	vD	00000	vВ	526
vupkhsh	04	vD	00000	vВ	590
vupklsb	04	vD	00000	vВ	654
vupklsh	04	vD	00000	vВ	718
vpkpx	04	vD	vA	vВ	12 782
vupkhpx	04	vD	00000	vВ	846
vupklpx	04	vD	00000	vВ	974
vxor	04	vD	vA	vВ	1220



#### Table A-5. X-Form

OPCD		v	)	vA	vВ	XO	0
OPCD		vs	6	vA	<b>v</b> В	XO	0
OPCD	т	T 00 STRM		А	В	XO	0

						Specific Instruct	ons						
Name	0 5	6	78	9	10	11 12 13 14 15	16 17 18 19 20	21 22 23	24 25 2	26 27	28 29	30 3	31
dst	31	т	00	S	STRM	A	В		342	2			0
dstt	31	1	000	C	tag	А	В		0				0
dstst	31	т	0 0	S	STRM	rA	rВ		374	1			0
dststt	31	1	000	C	tag	rA	rВ	11			22		0
dss	31	А	00	S	STRM	00000	00000		822	2			0
dssall	31	Α	0 0	S	STRM	00000	00000		822	2			0
lvebx	31		v	D		rA	rВ		7				0
lvehx	31		v	D		rA	rВ		39				0
lvewx	31		v	D		rA	rВ		71				0
lvsl	31		v	D		rA	rВ		6				0
lvsr	31		v	D		rA	rВ		38				0
lvx	31		v	D		rA	rВ		103	3			0
lvxi	31		v	D		rA	rВ		359	9			0
stvebx	31		v	S		rA	rВ		13	5			0
stvehx	31		v	s		rA	<b>r</b> В		167	7			0
stvewx	31		v	s		rA	<b>r</b> В		199	)			0
stvx	31		v	s		rA	rВ		23	1			0
stvxl	31		v	s		rA	<b>r</b> В		487	7			0



#### Table A-6. VXR-Form

	OPCD	vD	vA	vВ	Rc	ХО
			Specific Instru	uctions		
Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30 31
vcmpbfp <i>x</i>	04	vD	vA	<b>v</b> В	Rc	966
vcmpeqfp <i>x</i>	04	vD	vA	vВ	Rc	198
vcmpequb <i>x</i>	04	vD	vA	<b>v</b> В	Rc	6
vcmpequh <i>x</i>	04	vD	vA	<b>v</b> В	Rc	70
vcmpequw <i>x</i>	04	vD	vA	<b>v</b> В	Rc	134
vcmpgefp <i>x</i>	04	vD	vA	<b>v</b> В	Rc	454
vcmpgtfp <i>x</i>	04	vD	vA	<b>v</b> В	Rc	710
vcmpgtsb <i>x</i>	04	vD	vA	<b>v</b> В	Rc	774
vcmpgtsh <i>x</i>	04	vD	vA	<b>v</b> В	Rc	838
vcmpgtsw <i>x</i>	04	vD	vA	<b>v</b> В	Rc	902
vcmpgtub <i>x</i>	04	vD	vA	<b>v</b> В	Rc	518
vcmpgtuh <i>x</i>	04	vD	vA	<b>v</b> В	Rc	582
vcmpgtuw <i>x</i>	04	vD	vA	vВ	Rc	646



## A.4 Instruction Set Legend

*Table A-7* provides general information on the vector instruction set such as the architectural level, privilege level, and form.

Table A-7.	Vector	Instruction	Set I	Legend
------------	--------	-------------	-------	--------

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
dss		Ð				VX
dssall		Ð				VX
dst	Ð					VX
dstst		Đ				VX
dststt		Ð				VX
dstt		Ð				VX
lvebx	Ð					Х
lvehx	Ð					Х
lvewx	Ð					Х
lvsl	Ð					Х
lvsr	Ð					Х
lvx	Ð					Х
lvxl	Ð					Х
mfvscr	Ð					VX
mtvscr	Ð					VX
stvebx	Ð					Х
stvehx	Ð					Х
stvewx	Ð					Х
stvx	Ð					Х
stvxl	Ð					Х
vaddcuw	Ð					VX
vaddfp	Ð					VX
vaddsbs	Ð					VX
vaddshs	Ð					VX
vaddsws	Ð					VX
vaddubm	Ð					VX
vaddubs	Ð					VX
vadduhm	Ð					VX
vadduhs	Ð					VX
vadduwm	Ð					VX
vadduws	Ð					VX
vand	Đ					VX

1. Instruction not supported by Cell processor.



Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
vandc	Ð					VX
vavgsb	Ð					VX
vavgsh	Ð					VX
vavgsw	Ð					VX
vavgub	Ð					VX
vavguh	Ð					VX
vavguw	Ð					VX
vcfux	Ð					VX
vcfsx	Ð					VX
vcmpbfp <i>x</i>	Ð					VXR
vcmpeqf <i>x</i>	Ð					VXR
vcmpequb <i>x</i>	Ð					VXR
vcmpequh <i>x</i>	Ð					VXR
vcmpequw <i>x</i>	Ð					VXR
vcmpgefp <i>x</i>	Ð					VXR
vcmpgtfp <i>x</i>	Ð					VXR
vcmpgtsb <i>x</i>	Ð					VXR
vcmpgtsh <i>x</i>	Ð					VXR
vcmpgtsw <i>x</i>	Ð					VXR
vcmpgtub <i>x</i>	Ð					VXR
vcmpgtuh <i>x</i>	Ð					VXR
vcmpgtuw <i>x</i>	Ð					VXR
vctsxs	Ð					VX
vctuxs	Ð					VX
vexptefp	Ð					VX
vlogefp	Ð					VX
vmaddfp	Ð					VA
vmaxfp	Ð					VX
vmaxsb	Ð					VX
vmaxsh	Ð					VX
vmaxsw	Ð					VX
vmaxub	Ð					VX
vmaxuh	Ð					VX
vmaxuw	Ð					VX
vmhaddshs	Ð					VA

Table A-7. Vector Instruction Set Legend (Continued)



## Table A-7. Vector Instruction Set Legend (Continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
vmhraddshs	Ð					VA
vminfp	Ð					VX
vminsb	Ð					VX
vminsh	Ð					VX
vminsw	Ð					VX
vminub	Ð					VX
vminuh	Ð					VX
vminuw	Ð					VX
vmladduhm	Ð					VA
vmrghb	Ð					VX
vmrghh	Ð					VX
vmrghw	Ð					VX
vmrglb	Ð					VX
vmrglh	Ð					VX
vmrglw	Ð					VX
vmsummbm	Ð					VA
vmsumshm	Ð					VA
vmsumshs	Ð					VA
vmsumubm	Ð					VA
vmsumuhm	Ð					VA
vmsumuhs	Ð					VA
vmulesb	Ð					VX
vmulesh	Ð					VX
vmuleub	Ð					VX
vmuleuh	Ð					VX
vmulosb	Ð					VX
vmulosh	Ð					VX
vmuloub	Ð					VX
vmulouh	Ð					VX
vnmsubfp	Ð					VA
vnor	Ð					VX
vor	Ð					VX
vperm	Ð					VA
vpkpx	Ð					VX
vpkshss	Ð					VX



Name	UISA	VEA	OEA	Supervisor Level	Optional	Forn
vpkshus	Ð					VX
vpkswss	Ð					VX
vpkuhum	Ð					VX
vpkuhus	Ð					VX
vpkswus	Ð					VX
vpkuwum	Ð					VX
vpkuwus	Ð					VX
vrefp	Ð					VX
vrfim	Ð					VX
vrfin	Ð					VX
vrfip	Ð					VX
vrfiz	Ð					VX
vrlb	Ð					VX
vrlh	Ð					VX
vrlw	Ð					VX
vrsqrtefp	Ð					VX
vsel	Ð					VA
vsl	Ð					VX
vslb	Ð					VX
vsldoi	Ð					VA
vslh	Ð					VX
vslo	Ð					VX
vslw	Ð					VX
vspltb	Ð					VX
vsplth	Ð					VX
vspltisb	Ð					VX
vspltish	Ð					VX
vspltisw	Ð					VX
vspltw	Ð					VX
vsr	Ð					VX
vsrab	Ð					VX
vsrah	Ð					VX
vsraw	Ð					VX
vsrb	Ð					VX
vsrh	Ð					VX

Table A-7. Vector Instruction Set Legend (Continued)



Table A-7. Vector Instruction Set Legend (Continued)
--

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
vsro	Ð					VX
vsrw	Ð					VX
vsubcuw	Ð					VX
vsubfp	Ð					VX
vsubsbs	Ð					VX
vsubshs	Ð					VX
vsubsws	Ð					VX
vsububm	Ð					VX
vsubuhm	Ð					VX
vsububs	Ð					VX
vsubuhs	Ð					VX
vsubuwm	Ð					VX
vsubuws	Ð					VX
vsumsws	Ð					VX
vsum2sws	Ð					VX
vsum4sbs	Ð					VX
vsum4shs	Ð					VX
vsum4ubs	Ð					VX
vupkhpx	Ð					VX
vupkhsb	Ð					VX
vupklsh	Ð					VX
vupkhpx	Ð					VX
vupkisb	Ð					VX
vupkish	Ð					VX
vxor	Ð					VX



## Glossary

The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book. Some of the terms and definitions included in the glossary are reprinted from *IEEE Std. 754-1985, IEEE Standard for Binary Floating-Point Arithmetic*, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc. with the permission of the IEEE.

Note: Some terms are defined in the context of how they are used in this book.

Α	
Architecture	A detailed specification of requirements for a processor or computer system. It does not specify details of how the processor or computer system must be implemented; instead it provides a template for a family of compatible <i>implementa-tions</i> .
Asynchronous exception	<i>Exceptions</i> that are caused by events external to the processor's execution. In this document, the term 'asynchronous exception' is used interchangeably with the word <i>interrupt</i> .
Atomic access	A bus access that attempts to be part of a read-write operation to the same address uninterrupted by any other access to that address (the term refers to the fact that the transactions are indivisible). The PowerPC Architecture implements atomic accesses through the <b>lwarx/stwcx.</b> ( <b>ldarx/stdcx.</b> in 64-bit implementations) instruction pair.
В	
Biased exponent	An <i>exponent</i> whose range of values is shifted by a constant (bias). Typically a bias is provided to allow a range of positive values to express a range that includes both positive and negative values.
Big-endian	A byte-ordering method in memory where the address n of a word corresponds to the <i>most-significant byte</i> . In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 being the most-significant byte. <i>See</i> Little-endian.
Boundedly undefined	A characteristic of results of certain operations that are not rigidly prescribed by the PowerPC Architecture. Boundedly- undefined results for a given operation may vary among implementations, and between execution attempts in the same implementation.
	Although the architecture does not prescribe the exact behavior for when results are allowed to be boundedly undefined, the results of executing instructions in contexts where results are allowed to be boundedly undefined are constrained to ones that could have been achieved by executing an arbitrary sequence of defined instructions, in valid form, starting in the state the machine was in before attempting to execute the given instruction.



## С

Cache	High-speed memory component containing recently-accessed data and/or instructions (subset of main memory).
Cache block	A small region of contiguous memory that is copied from memory into a <i>cache</i> . The size of a cache block may vary among processors; the maximum block size is one <i>page</i> . In PowerPC processors, <i>cache coherency</i> is maintained on a cacheblock basis. Note that the term 'cache block' is often used interchangeably with 'cache line'.
Changed bit	One of two <i>page history bits</i> found in each <i>page table entry</i> (PTE). The processor sets the changed bit if any store is performed into the <i>page</i> . See also Page access history bits and Referenced bit.
Cache coherency	An attribute wherein an accurate and common view of memory is provided to all devices that share the same memory system. Caches are coherent if a processor performing a read from its cache is supplied with data corresponding to the most recent value written to memory or to another processor's cache.
Cache flush	An operation that removes from a cache any data from a specified address range. This operation ensures that any modified data within the specified address range is written back to main memory. This operation is generated typically by a Data Cache Block Flush ( <b>dcbf</b> ) instruction.
Caching-inhibited	A memory update policy in which the <i>cache</i> is bypassed and the load or store is performed to or from main memory.
Cast-outs	<i>Cache blocks</i> that must be written to memory when a cache miss causes a cache block to be replaced.
Clear	To cause a bit or bit field to register a value of zero. See also Set.
Context synchronization	An operation that ensures that all instructions in execution complete past the point where they can produce an <i>exception</i> , that all instructions in execution complete in the context in which they began execution, and that all subsequent instructions are <i>fetched</i> and executed in the new context. Context synchronization may result from executing specific instructions (such as <b>isync</b> or <b>rfi</b> ) or when certain events occur (such as an exception).
Copy-back	An operation in which modified data in a <i>cache block</i> is copied back to memory.
D	
Denormalized number	A nonzero floating-point number whose <i>exponent</i> has a reserved value, usually the format's minimum, and whose explicit or implicit leading significand bit is zero.
Direct-mapped cache	A cache in which each main memory address can appear in only one location within the cache, operates more quickly when the memory request is a cache hit.



Direct-store	Interface available on PowerPC processors only to support direct-store devices from the POWER architecture. When the T bit of a <i>segment descriptor</i> is set, the descriptor defines the region of memory that is to be used as a direct-store segment. Note that this facility is being phased out of the architecture and will not likely be supported in future devices. Therefore, software should not depend on it and new software should not use it.
Double-word swap	Vector processors implement a double-word swap when moving quadwords between vector registers and memory. The doubleword swap performs an addi- tional swap to keep vector registers and memory consistent in little-endian mode. Double-word swap is referred to as 'swizzling' in the vector processing tech- nology architecture specification. This feature is not supported by the PowerPC Architecture.
E	
Effective address (EA)	The 32 or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a <i>physical memory</i> address or an I/O address.
Exception	A condition encountered by the processor that requires special, supervisor-level processing.
Exception handler	A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition that caused the exception, or performs some other meaningful task (that may include aborting the program that caused the exception). The address for each exception handler is identified by an exception vector offset defined by the architecture and a prefix selected via the MSR.
Extended opcode	A secondary opcode field generally located in instruction bits 21–30, that further defines the instruction type. All PowerPC instructions are one word in length. The most significant 6 bits of the instruction are the <i>primary opcode</i> , identifying the type of instruction. <i>See also</i> Primary opcode.
Execution synchronization	A mechanism by which all instructions in execution are architecturally complete before beginning execution (appearing to begin execution) of the next instruction. Similar to context synchronization but doesn't force the contents of the instruction buffers to be deleted and refetched.
Exponent	In the binary representation of a floating-point number, the exponent is the component that normally signifies the integer power to which the value two is raised in determining the value of the represented number. <i>See also</i> Biased exponent.





F	
Feed-forwarding	A feature that reduces the number of clock cycles that an execution unit must wait to use a register. When the source register of the current instruction is the same as the destination register of the previous instruction, the result of the previous instruction is routed to the current instructio at the same time that it is written to the register file. With feed-forwarding, the destination bus is gated to the witing exectuion unit over the appropriate souce bus, saving the cycles which would be used for the write and read.
Fetch	Retrieving instructions from either the cache or main memory and placing them into the instruction queue.
Floating-point register (FPR)	Any of the 32 registers in the floating-point register file. These registers provide the source operands and destination results for floating-point instructions. Load instructions move data from memory to FPRs and store instructions move data from FPRs to memory. The FPRs are 64 bits wide and store floating-point values in double-precision format.
Fraction	In the binary representation of a floating-point number, the field of the <i>significand</i> that lies to the right of its implied binary point.
Fully-associative	Addressing scheme where every cache location (every byte) can have any possible address.
G	
General-purpose register (GPR)	Any of the 32 registers in the general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move data from GPRs to memory.
Guarded	The guarded attribute pertains to out-of-order execution. When a page is desig- nated as guarded, instructions and data cannot be accessed out-of-order.
н	
Harvard architecture	An architectural model featuring separate caches for instruction and data.
Hashing	An algorithm used in the page table search process.
I	
IEEE 754	A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point arithmetic.
Illegal instructions	A class of instructions that are not implemented for a particular PowerPC processor. These include instructions not defined by the PowerPC Architecture. In addition, for 32-bit implementations, instructions that are defined only for 64-bit implementations are considered to be illegal instructions. For 64-bit implementations that are defined only for 32-bit implementations are considered to be illegal instructions are considered to be illegal instructions are considered to be illegal instructions.





Implementation	A particular processor that conforms to the PowerPC Architecture, but may differ from other architecture-compliant implementations for example in design, feature set, and implementation of <i>optional</i> features. The PowerPC Architecture has many different implementations.	
Implementation- dependent	An aspect of a feature in a processor's design that is defined by a processor design specifications rather than by the PowerPC Architecture.	
Implementation-specific	An aspect of a feature in a processor's design that is not required by the PowerPC Architecture, but for which the PowerPC Architecture may provide concessions to ensure that processors that implement the feature do so consis- tently.	
Imprecise exception	A type of <i>synchronous exception</i> that is allowed not to adhere to the precise exception model ( <i>see</i> Precise exception). The PowerPC Architecture allows only floating-point exceptions to be handled imprecisely.	
Inexact	Loss of accuracy in an arithmetic operation when the rounded result differs from the infinitely precise value with unbounded range.	
In-order	An aspect of an operation that adheres to a sequential model. An operation is said to be performed in-order if, at the time that it is performed, it is known to be required by the sequential execution model. <i>See</i> Out-of-order.	
Instruction latency	The total number of clock cycles necessary to execute an instruction and make ready the results of that instruction.	
Instruction parallelism	A feature of PowerPC processors that allows instructions to be processed in parallel.	
Interrupt	An <i>asynchronous exception</i> . On PowerPC processors, interrupts are a special case of exceptions. <i>See also</i> asynchronous exception.	
Invalid state	State of a cache entry that does not currently contain a valid copy of a cache block from memory.	
К		
Key bits	A set of key bits referred to as Ks and Kp in each segment register. The key bits determine whether supervisor or user programs can access a <i>page</i> within that <i>segment</i> .	
Kill	An operation that causes a cache block to be invalidated.	
L		
L2 cache	See Secondary cache.	
Least-significant bit (Isb)	The bit of least value in an address, register, data element, or instruction encoding.	
Least-significant byte (LSB)	The byte of least value in an address, register, data element, or instruction encoding.	



Little-endian	A byte-ordering method in memory where the address <i>n</i> of a word corresponds to the <i>least-significant byte</i> . In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 being the <i>most-significant byte</i> . <i>See</i> Big-endian.
Loop unrolling	Loop unrolling provides a way of increasing performance by allowing more instructions to be issued in a clock cycle. The compiler replicates the loop body to increase the number of instructions executed between a loop branch.
Μ	
MESI (modified/exclusive/ shared/invalid)	<i>Cache coherency</i> protocol used to manage caches on different devices that share a memory system. Note that the PowerPC Architecture does not specify the implementation of a MESI protocol to ensure cache coherency.
Memory access ordering	The specific order in which the processor performs load and store memory accesses and the order in which those accesses complete.
Memory-mapped accesses	Accesses whose addresses use the page or block address translation mecha- nisms provided by the MMU and that occur externally with the bus protocol defined for memory.
Memory coherency	An aspect of caching in which it is ensured that an accurate view of memory is provided to all devices that share system memory.
Memory consistency	Refers to agreement of levels of memory with respect to a single processor and system memory (for example, on-chip cache, secondary cache, and system memory).
Memory management unit (MMU)	The functional unit that is capable of translating an <i>effective</i> (logical) <i>address</i> to a physical address, providing protection mechanisms, and defining caching methods.
Microarchitecture	The hardware details of a microprocessor's design. Such details are not defined by the PowerPC Architecture.
Mnemonic	The abbreviated name of an instruction used for coding.
Modified state	When a cache block is in the modified state, it has been modified by the processor since it was copied from memory. <i>See</i> MESI.
Most-significant bit (msb)	The highest-order bit in an address, registers, data element, or instruction encoding.
Most-significant byte (MSB)	The highest-order byte in an address, registers, data element, or instruction encoding.
Munging	A modification performed on an <i>effective address</i> that allows it to appear to the processor that individual aligned scalars are stored as <i>little-endian</i> values, when in fact it is stored in <i>big-endian</i> order, but at different byte addresses within doublewords. Note that munging affects only the effective address and not the byte order. Note also that this term is not used by the PowerPC Architecture.
Multiprocessing	The capability of software, especially operating systems, to support execution on more than one processor at the same time.



An abbreviation for 'Not a Number'; a symbolic entity encoded in floating-point format. There are two types of NaNs—signaling NaNs (SNaNs) and quiet NaNs (QNaNs).	
No-operation. A single-cycle operation that does not affect registers or generate bus activity.	
A process by which a floating-point value is manipulated such that it can be represented in the format for the appropriate precision (single- or double-precision). For a floating-point value to be representable in the single- or double-precision format, the leading implied bit must be a 1.	
The level of the architecture that describes PowerPC memory management model, supervisor-level registers, synchronization requirements, and the exc tion model. It also defines the time-base feature from a supervisor-level pers tive. Implementations that conform to the PowerPC OEA also conform to the PowerPC UISA and VEA.	
A feature, such as an instruction, a register, or an exception, that is defined by the PowerPC Architecture but not required to be implemented.	
An aspect of an operation that allows it to be performed ahead of one that may have preceded it in the sequential model, for example, speculative operations. An operation is said to be performed out-of-order if, at the time that it is performed, it is not known to be required by the sequential execution model. <i>See</i> In-order.	
A technique that allows instructions to be issued and completed in an order that differs from their sequence in the instruction stream.	
An error condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.	
A region in memory. The OEA defines a page as a 4-Kbyte area of memory, aligned on a 4-Kbyte boundary or a large page size which is implementation dependent.	
The <i>changed</i> and <i>referenced</i> bits in the PTE keep track of the access history within the page. The referenced bit is set by the MMU whenever the page is accessed for a read or write operation. The changed bit is set when the page is stored into. <i>See</i> Changed bit and Referenced bit.	



Page fault	A page fault is a condition that occurs when the processor attempts to access a memory location that does not reside within a <i>page</i> not currently resident in <i>physical memory</i> . On PowerPC processors, a page fault exception condition occurs when a matching, valid <i>page table entry</i> ( $PTE[V] = 1$ ) cannot be located.	
Page table	A table in memory is comprised of <i>page table entries</i> , or PTEs. It is further orga- nized into eight PTEs per PTEG (page table entry group). The number of PTEGs in the page table depends on the size of the page table (as specified in the SDR1 register).	
Page table entry (PTE)	A 16-byte data structure containing information used to translate a virtual page address to a physical page address. A page is either 4 KB or an implementation-specific sized large page.	
Persistent data stream	A data stream is considered to be persistent when it is expected to be loaded from frequently.	
Physical memory	The actual memory that can be accessed through the system's memory bus.	
Pipelining	A technique that breaks operations, such as instruction processing or bus trans- actions, into smaller distinct stages or tenures (respectively) so that a subse- quent operation can begin before the previous one has completed.	
Precise exceptions	A category of exception for which the pipeline can be stopped so instructions that preceded the faulting instruction can complete, and subsequent instructions can be flushed and redispatched after exception handling has completed. <i>See</i> Imprecise exceptions.	
Primary opcode	The most-significant 6 bits (bits 0–5) of the instruction encoding that identifies the type of instruction. See Secondary opcode.	
Protection boundary	A boundary between protection domains.	
Protection domain	A protection domain is a segment, a virtual page, or a range of unmapped effec- tive addresses. It is defined only when the appropriate relocate bit in the MSR (IR or DR) is '1'.	
Q		
Quadword	A group of 16 contiguous locations starting at an address divisible by 16.	
Quiet NaN	A type of <i>NaN</i> that can propagate through most arithmetic operations without signaling exceptions. A quiet NaN is used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when invalid. <i>See</i> Signaling NaN.	
R		
rA	The <b>r</b> A instruction field is used to specify a GPR to be used as a source or destination.	
rB	The <b>r</b> B instruction field is used to specify a GPR to be used as a source.	
rD	The <b>r</b> D instruction field is used to specify a GPR to be used as a destination.	



	vector/Simb Mattimedia Extension Technology	
Real address mode	An MMU mode when no address translation is performed and the <i>effective address</i> specified is the same as the physical address. The processor's MMU is operating in real address mode if its ability to perform address translation has been disabled through the MSR registers IR and/or DR bits.	
Record bit	Bit 31 (or the Rc bit) in the instruction encoding. When it is set, updates the condition register (CR) to reflect the result of the operation.	
Referenced bit	One of two <i>page history bits</i> found in each <i>page table entry</i> (PTE). The processor sets the <i>referenced bit</i> whenever the page is accessed for a read or write. <i>See also</i> Page access history bits.	
Register indirect addressing	A form of addressing that specifies one GPR that contains the address for the load or store.	
Register indirect with immediate index addressing	A form of addressing that specifies an immediate value to be added to the contents of a specified GPR to form the target address for the load or store.	
Register indirect with index addressing	A form of addressing that specifies that the contents of two GPRs be added together to yield the target address for the load or store.	
Reservation	The processor establishes a reservation on a <i>cache block</i> of memory space when it executes an <b>Iwarx</b> or <b>Idarx</b> instruction to read a memory semaphore int a GPR.	
Reserved field	In a register, a reserved field is one that is not assigned a function. A reserved field may be a single bit. The handling of reserved bits is <i>implementation-dependent</i> . Software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.	
RISC (reduced instruction set computing)	An <i>architecture</i> characterized by fixed-length instructions with nonoverlapping functionality and by a separate set of load and store instructions that perform memory accesses.	
S		
Scalability	The capability of an architecture to generate <i>implementations</i> specific for a wide range of purposes, and in particular implementations of significantly greater performance and/or functionality than at present, while maintaining compatibility with current implementations.	
Secondary cache	A cache memory that is typically larger and has a longer access time than the primary cache. A secondary cache may be shared by multiple devices. Also referred to as L2, or level-2, cache.	
Segment	A 256-Mbyte area of <i>virtual memory</i> that is the most basic memory space defined by the PowerPC Architecture. Each segment is configured through a unique <i>segment descriptor</i> .	



Segment descriptors	Information used to generate the interim <i>virtual address</i> . The segment descriptors reside in 16 on-chip segment registers for 32-bit implementations. For 64-bit implementations, the segment descriptors reside as <i>segment table entries</i> in a hashed segment table in memory.	
Segment table	A 4-Kbyte (1-page) data structure that defines the mapping between effective segments and virtual segments for a process. Segment tables are implemented on 64-bit processors only.	
Segment table entry (STE)	Data structures containing information used to translate <i>effective address</i> to physical address. STEs are implemented on 64-bit processors only.	
Set ( <i>v</i> )	To write a nonzero value to a bit or bit field; the opposite of <i>clear</i> . The term 'set' may also be used to generally describe the updating of a bit or bit field.	
Set ( <i>n</i> )	A subdivision of a <i>cache</i> . Cacheable data can be stored in a given location in any one of the sets, typically corresponding to its lower-order address bits. Because several memory locations can map to the same location, cached data is typically placed in the set whose cache block corresponding to that address was used least recently. See <i>Set-associative</i> .	
Set-associative	Aspect of cache organization in which the cache space is divided into sections, called <i>sets</i> . The cache controller associates a particular main memory address with the contents of a particular set, or region, within the cache.	
Signaling NaN	A type of <i>NaN</i> that generates an invalid operation program exception when it is specified as arithmetic operands. <i>See</i> Quiet NaN.	
Significand	The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right.	
SIMD	Single instruction stream, multiple data streams. A vector instruction can operate on several data elements within a single instruction in a single functional unit. SIMD is a way to work with all the data at once (in parallel), which can make execution faster.	
Simplified mnemonics	Assembler mnemonics that represent a more complex form of a common opera- tion.	
SLB (segment lookaside buffer)	An optional cache that holds recently-used segment table entries.	
Splat	A splat instruction will take one element and replicates (splats) that value into a vector register. The purpose being to have all elements have the same value so they can be used as a constant to multiply other vector registers.	
Static branch prediction	Mechanism by which software (for example, compilers) can give a hint to the machine hardware about the direction a branch is likely to take.	
Sticky bit	A bit that when set must be cleared explicitly.	
Strong ordering	A memory access model that requires exclusive access to an address before making an update, to prevent another device from using stale data.	



Superscalar machine	A machine that can issue multiple instructions concurrently from a conventional linear instruction stream.	
Supervisor mode	The privileged operation state of a processor. In supervisor mode, software, typi cally the operating system, can access all control registers and can access the supervisor memory space, among other privileged operations.	
Synchronization	A process to ensure that operations occur strictly <i>in order</i> . See Context synchronization and Execution synchronization.	
Synchronous exception	An <i>exception</i> that is generated by the execution of a particular instruction or instruction sequence. There are two types of synchronous exceptions, <i>precise</i> and <i>imprecise</i> .	
System memory	The physical memory available to a processor.	
т		
TLB (translation lookaside buffer)	A cache that holds recently-used page table entries.	
Throughput	The measure of the number of instructions that are processed per clock cycle.	
Tiny	A floating-point value that is too small to be represented for a particular precision format, including <i>denormalized</i> numbers; they do not include $\pm 0$ .	
Transient stream	A data stream is considered to be transient when it is likely to be referenced from infrequently.	
U		
UISA (user instruction set architecture)	The level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types, floating-point memory conventions and exception model as seen by user programs, and the memory and programming models.	
Underflow	An error condition that occurs during arithmetic operations when the result cannot be represented accurately in the destination register. For example, underflow can happen if two floating-point fractions are multiplied and the result requires a smaller <i>exponent</i> and/or mantissa than the single-precision format can provide. In other words, the result is too small to be represented accurately.	
Unified cache	Combined data and instruction cache.	
User mode	The unprivileged operating state of a processor used typically by application soft ware. In user mode, software can only access certain control registers and can access only user memory space. No privileged operations can be performed. Also referred to as problem state.	
V		
vA	The <b>v</b> A instruction field is used to specify a vector register to be used as a source or destination.	





vB	The <b>v</b> B instruction field is used to specify a vector register to be used as a source.	
vC	The $\mathbf{v}\mathbf{C}$ instruction field is used to specify a vector register to be used as a source.	
vD	The $\mathbf{v}$ D instruction field is used to specify a vector register to be used as a destination.	
vS	The <b>v</b> S instruction field is used to specify a vector register to be used as a source.	
VEA (virtual environment architecture)	The level of the <i>architecture</i> that describes the memory model for an environment in which multiple devices can access memory, defines aspects of the cache model, defines cache control instructions, and defines the time-base facility from a user-level perspective. <i>Implementations</i> that conform to the PowerPC VEA also adhere to the UISA, but may not necessarily adhere to the OEA.	
Vector	The spatial parallel processing of short, fixed-length one-dimensional matrices performed by an execution unit.	
Vector Register (VR)	Any of the 32 registers in the vector register file. Each vector register is 128 bits wide. These registers can provide the source operands and destination results for vector instructions.	
Virtual address	An intermediate address used in the translation of an <i>effective address</i> to a physical address.	
Virtual memory	The address space created using the memory management facilities of the processor. Program access to virtual memory is possible only when it coincides with <i>physical memory</i> .	
W		
Weak ordering	A memory access model that allows bus operations to be reordered dynamically, which improves overall performance and in particular reduces the effect of memory latency on instruction throughput.	
Word	A 32-bit data element.	
Write-back	A cache memory update policy in which processor write cycles are directly written only to the cache. External memory is updated only indirectly, for example, when a modified cache block is <i>cast out</i> to make room for newer data.	
Write-through	A cache memory update policy in which all processor write cycles are written to both the cache and memory.	



# **Revision Log**

Revision Date	Pages	Contents of Modification
August 22, 2005		<ul> <li>Version 2.06</li> <li>Changed quad word to quadword, half word to halfword, double word to doubleword, etc.</li> <li>Removed 32-bit implementation information.</li> <li>Various editing corrections.</li> <li>Updated trademarks.</li> <li>Corrections to the pseudocode for: vmsumshm, vmsumshs, vmsumuhm, vmsumuhs, vsl, vsr.</li> <li>Changed description of lvxl and stvxl.</li> </ul>
July 10, 2003		<ul> <li>Updated format and cross references to match IBM template.</li> <li>Chaper 2 corrections as follows: <ul> <li>Updated description of VRSAVE register (<i>Section 2.2.3 VRSAVE Register (VRSAVE)</i>).</li> <li>Fixed <i>Figure 2-1 Programming Model—All Registers</i>.</li> </ul> </li> <li>Chaper 4 corrections as follows: <ul> <li>Fixed <i>Table 4-9 Vector Floating-Point Rounding and Conversion Instructions</i> as follows:</li> <li>Mnemonic for Vector Round to Floating-Point Integer Nearest is vrfin (not fvrfin)</li> <li>Mnemonic for Vector Round to Floating-Point Integer toward Zero is vrfiz (not fvrfiz)</li> <li>Mnemonic for Vector Round to Floating-Point Integer toward Positive Infinity is vrfip (not fvrfip)</li> <li>Mnemonic for Vector Round to Floating-Point Integer toward Positive Infinity is vrfip (not fvrfip)</li> <li>Mnemonic for Vector Round to Floating-Point Integer toward Minus Infinity is vrfim (not fvrfin)</li> </ul> </li> <li>Chapter 6 corrections/enhancements as follows: <ul> <li>Add hex codes for instructions (in chapter 6).</li> <li>Fixed mtvscr bit description table (bit 31 should not be zero).</li> <li>Fixed mtvscr bit description table (bit 31 should not be zero).</li> <li>Changed vexptefp bit description from 458 to 394.</li> </ul> </li> <li>Updated the Appendix A-1, <i>Table A-1</i>, changed mtvscr bit 31 (should not be zero) and vD should be vB</li> <li>Appendix A-1, <i>Table A-1</i>, corrected vcfux bit 31 (should not be zero) and vD should be vB</li> <li>Appendix A-2, <i>Table A-2</i>, changed mtvscr encoding for bits 21 to 31 to: 110 0000 0100.</li> <li>Appendix A-2, <i>Table A-4</i>, changed mtvscr bit 31 (should not be zero).</li> </ul>